{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T07:16:10Z","timestamp":1782976570334,"version":"3.54.5"},"reference-count":75,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003968","name":"Iran National Science Foundation","doi-asserted-by":"publisher","award":["96006071"],"award-info":[{"award-number":["96006071"]}],"id":[{"id":"10.13039\/501100003968","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2019,3,1]]},"DOI":"10.1109\/tc.2018.2875439","type":"journal-article","created":{"date-parts":[[2018,10,11]],"date-time":"2018-10-11T19:03:06Z","timestamp":1539284586000},"page":"455-470","source":"Crossref","is-referenced-by-count":36,"title":["TA-LRW: A Replacement Policy for Error Rate Reduction in STT-MRAM Caches"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3737-683X","authenticated-orcid":false,"given":"Elham","family":"Cheshmikhani","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4204-9131","authenticated-orcid":false,"given":"Hamed","family":"Farbeh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4347-4380","authenticated-orcid":false,"given":"Seyed Ghassem","family":"Miremadi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0264-3865","authenticated-orcid":false,"given":"Hossein","family":"Asadi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.19"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000091"},{"key":"ref71","first-page":"1","article-title":"Psp-cache: A low-cost fault-tolerant cache memory architecture","author":"farbeh","year":"2014","journal-title":"Proc Conf Des Autom Test Eur"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231013"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2544811"},{"key":"ref39","first-page":"54","article-title":"STT-MRAM scaling and retention failure","volume":"17","author":"naeimi","year":"2013","journal-title":"Intel Technol J"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2368262"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2014.2323196"},{"key":"ref33","author":"dieny","year":"2016","journal-title":"Introduction to Magnetic Random-Access Memory"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333706"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2628742"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.035"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2442980"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.07.001"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530883"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7427985"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2010.5488324"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2027907"},{"key":"ref27","article-title":"Fluent 12.1.4 Documantation, User guide","year":"2009"},{"key":"ref64","first-page":"11","article-title":"Latest advances and future prospects of STT-RAM","author":"driskill-smith","year":"2010","journal-title":"Proc Non-Volatile Memories Workshop"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.3390\/computers6010008"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2017.8016154"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"ref69","first-page":"1","article-title":"Lars: Logically adaptable retention time STT-RAM cache for embedded systems","author":"kuan","year":"2018","journal-title":"Proc Conf Des Autom Test Eur"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2779151"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1254882.1254886"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.39"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753299"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.56"},{"key":"ref24","first-page":"1","article-title":"Asynchronous asymmetrical write termination (aawt) for a low power stt-mram","author":"bishnoi","year":"2014","journal-title":"Proc Conf Des Autom Test Eur"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2200469"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2012.11"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2194790"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056043"},{"key":"ref58","first-page":"1187","article-title":"Orient: Organized interleaved eccs for new stt-mram caches","author":"azad","year":"2018","journal-title":"Proc Conf Des Autom Test Eur"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2016.28"},{"key":"ref56","first-page":"285","article-title":"Selectively protecting error-correcting code for area-efficient and reliable STT-RAM caches","author":"ahn","year":"2013","journal-title":"Proc Asia South Pacific Des Autom Conf"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691090"},{"key":"ref54","first-page":"1313","article-title":"Asymmetry of mtj switching and its implication to STT-RAM designs","author":"zhang","year":"2012","journal-title":"Proc Conf Des Autom Test Eur"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429401"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973030"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.179"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547779"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228521"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref14","first-page":"247","article-title":"Performance and energy-efficiency analysis of hybrid cache memory based on sram-mram","author":"lee","year":"2012","journal-title":"Proc IEEE Int 'I SoC Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2689010"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2557326"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/46\/7\/074001"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744908"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.006"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EDCC.2016.10"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2701880"},{"key":"ref6","article-title":"International technology roadmap for semiconductors (ITRS)","year":"0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2691263"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1016\/j.sysarc.2016.06.005","article-title":"Exploration of trade-offs in the design of volatile stt–ram cache","volume":"71","author":"kim","year":"2016","journal-title":"Elsevier - Journal of Systems Architecture"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2193589"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2565262"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228447"},{"key":"ref46","first-page":"24","article-title":"Highly efficient lru implementations for high associativity cache memory","author":"sudarshan","year":"2004","journal-title":"Proc IEEE Int Conf Adv Comput Commun Syst"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974666"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1115\/1.4027183"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771793"},{"key":"ref42","article-title":"Yeild, area, and energy optimization in STT-MRAMs using failure-aware ECC","volume":"13","author":"pajouhi","year":"2016","journal-title":"ACM J Emerging Technol Comput Syst"},{"key":"ref41","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1016\/j.sysarc.2016.05.005","article-title":"Read disturbance issue of design techniques for nanoscale STT-MRAM","volume":"71","author":"ran","year":"2016","journal-title":"Elsevier - Journal of Systems Architecture"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2625245"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2016.2562021"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/12\/8637885\/8489928-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8637885\/08489928.pdf?arnumber=8489928","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:06:48Z","timestamp":1657746408000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8489928\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3,1]]},"references-count":75,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.2018.2875439","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,3,1]]}}}