{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,17]],"date-time":"2026-02-17T12:16:32Z","timestamp":1771330592004,"version":"3.50.1"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["CCF-1618039"],"award-info":[{"award-number":["CCF-1618039"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003621","name":"Ministry of Science, ICT and Future Planning","doi-asserted-by":"publisher","award":["2017R1A2B2009380"],"award-info":[{"award-number":["2017R1A2B2009380"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]},{"name":"SK hynix"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2019,5,1]]},"DOI":"10.1109\/tc.2018.2881137","type":"journal-article","created":{"date-parts":[[2018,11,13]],"date-time":"2018-11-13T19:54:57Z","timestamp":1542138897000},"page":"752-764","source":"Crossref","is-referenced-by-count":12,"title":["Sparse-Insertion Write Cache to Mitigate Write Disturbance Errors in Phase Change Memory"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1503-9998","authenticated-orcid":false,"given":"Jaemin","family":"Jang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2485-3262","authenticated-orcid":false,"given":"Wongyu","family":"Shin","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6147-0167","authenticated-orcid":false,"given":"Jungwhan","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Yongju","family":"Kim","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9585-4591","authenticated-orcid":false,"given":"Lee-Sup","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744841"},{"key":"ref38","article-title":"USIMM: The Utah simulated memory module","year":"2012"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2479587"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816014"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1147\/rd.524.0465","article-title":"Phase-change random access memory: A scalable technology","volume":"52","author":"raoux","year":"2008","journal-title":"IBM J Res Develop"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815972"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835956"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2512863"},{"key":"ref10","article-title":"International technology Roadmap for semiconductors.","year":"2013"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694352"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2617333"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.32"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"ref14","first-page":"279","article-title":"Current status and future prospect of phase change memory","author":"kim","year":"2011","journal-title":"Proc 9th IEEE Int Conf ASIC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2332177"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228519"},{"key":"ref17","first-page":"361","article-title":"Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors","author":"kim","year":"2014","journal-title":"Proc ACM\/IEEE Int Symp Comput Archit"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref19","first-page":"1","article-title":"DRAM-aware last-level cache writeback: Reducing write-caused interference in memory systems","author":"lee","year":"2010","journal-title":"HP Technical Report"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749753"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2062185"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168941"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750402"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref5","author":"wang","year":"2008","journal-title":"Memory Systems (Cache DRAM Disk)"},{"key":"ref8","article-title":"Intel and micron produce breakthrough memory technology","year":"2015"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419107"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131542"},{"key":"ref9","first-page":"1","article-title":"ITRS, “Emerging Research Devices,” International Technology Roadmap for Semiconductors","year":"2007"},{"key":"ref1","year":"2012"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556226"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref22","article-title":"USIMM: The Utah simulated memory module","author":"chatterjee","year":"2012"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558857"},{"key":"ref42","first-page":"217","article-title":"WoM-SET: Lowering write power of proactive-SET based PCM write strategy using WoM code","author":"zhang","year":"2013","journal-title":"Proc Int Symp Low Power Electron Des"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2011.5958219"},{"key":"ref23","first-page":"380","article-title":"PreSET: Improving performance of phase change memories by exploiting asymmetry in write times","author":"qureshi","year":"2012","journal-title":"Proc ACM\/IEEE Int Symp Comput Archit"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.47"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898056"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815981"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8683959\/08533383.pdf?arnumber=8533383","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:48:53Z","timestamp":1657745333000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8533383\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,1]]},"references-count":45,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tc.2018.2881137","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,5,1]]}}}