{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T16:06:29Z","timestamp":1781193989618,"version":"3.54.1"},"reference-count":56,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"7th Framework Program of the European Union through the CLERECO Project","award":["611404"],"award-info":[{"award-number":["611404"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2019,5,1]]},"DOI":"10.1109\/tc.2018.2887225","type":"journal-article","created":{"date-parts":[[2018,12,18]],"date-time":"2018-12-18T19:51:46Z","timestamp":1545162706000},"page":"765-783","source":"Crossref","is-referenced-by-count":35,"title":["SyRA: Early System Reliability Analysis for Cross-Layer Soft Errors Resilience in Memory Arrays of Microprocessor Systems"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5058-9608","authenticated-orcid":false,"given":"A.","family":"Vallero","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0529-7950","authenticated-orcid":false,"given":"A.","family":"Savino","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8161-7165","authenticated-orcid":false,"given":"A.","family":"Chatzidimitriou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8067-240X","authenticated-orcid":false,"given":"M.","family":"Kaliorakis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3594-8371","authenticated-orcid":false,"given":"M.","family":"Kooli","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2768-5703","authenticated-orcid":false,"given":"M.","family":"Riera","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Anglada","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8063-5388","authenticated-orcid":false,"given":"G.","family":"Di Natale","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6116-7339","authenticated-orcid":false,"given":"A.","family":"Bosio","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4542-204X","authenticated-orcid":false,"given":"R.","family":"Canal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Gonzalez","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1613-9061","authenticated-orcid":false,"given":"D.","family":"Gizopoulos","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R.","family":"Mariani","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7512-5356","authenticated-orcid":false,"given":"S.","family":"Di Carlo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","first-page":"1","article-title":"Performance-aware reliability assessment of heterogeneous chips","author":"chatzidimitriou","year":"0","journal-title":"Proc IEEE 35th VLSI Test Symp"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080225"},{"key":"ref33","first-page":"29","article-title":"A systematic methodology to compute the architectural vulnera-bility factors for a high-performance microprocessor","author":"mukherjee","year":"0","journal-title":"Proc 36th Annu IEEE\/ACM Int Symp Microar-Chitecture"},{"key":"ref32","volume":"40","author":"box","year":"2011","journal-title":"Bayesian Inference in Statistical Analysis"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488859"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/WST.1988.5371"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1162\/089976600300015880"},{"key":"ref36","first-page":"624","article-title":"An importance sampling algorithm based on evidence pre-propagation","author":"yuan","year":"0","journal-title":"Proc 19th Conf Uncertainty Artif Intell"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/S0888-613X(96)00069-2"},{"key":"ref34","first-page":"902","article-title":"SMILE: Structural modeling, inference, and learn-ing engine and genie: A development environment for graphical decision-theoretic models","author":"druzdzel","year":"0","journal-title":"Proc AAAI\/IAAI"},{"key":"ref28","first-page":"1","article-title":"LLFI: An intermediate code level fault injector for soft computing applications","author":"thomas","year":"0","journal-title":"IEEE workshop on silicon errors in logic-system effects"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TSMCA.2012.2189880"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2013.14"},{"key":"ref2","first-page":"1","article-title":"Clear: Cross-layer exploration for architecting resilience: Combining hardware and software techniques to tolerate soft errors in processor cores","author":"cheng","year":"0","journal-title":"Proc 53nd ACM\/EDAC\/IEEE Des Autom Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2016.7748258"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250719"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.28"},{"key":"ref24","author":"mukherjee","year":"2011","journal-title":"Architecture Design for Soft Errors"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2002.1181740"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2006.40"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.188"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039408"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.31"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1016\/0004-3702(90)90060-D"},{"key":"ref54","article-title":"Cross layer reliability estimation for digital systems","author":"vallero","year":"2017"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805863"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488755"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref11","first-page":"1","article-title":"Reliability analysis of component-based systems with multiple failure modes","author":"filieri","year":"2010","journal-title":"Proc Int l Symp Component-Based Software Eng"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482075"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"ref14","first-page":"217","article-title":"A Detailed Methodology to Compute Soft Error Rates in Advanced Technologies","author":"marc riera","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref15","article-title":"D2.2.2 - Characterization of failure mechanisms for future systems","author":"ozdemir","year":"0"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1147\/rd.401.0019","article-title":"Terrestrial cosmic rays","volume":"40","author":"ziegler","year":"1996","journal-title":"IBM J Res Develop"},{"key":"ref17","article-title":"Soft-error testing resources","author":"wilkinson","year":"0"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.839134"},{"key":"ref19","first-page":"477","article-title":"Transient fault models and AVF estimation revisited","author":"george","year":"0","journal-title":"Proc IEEE Int Conf Depend Syst Netw"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456960"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488857"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2004.833312"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456959"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.262"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1204","DOI":"10.1016\/j.micpro.2015.06.003","article-title":"Cross-layer reliability evaluation, moving from the hardware architecture to the system level: A clereco eu project overview","volume":"39","author":"vallero","year":"2015","journal-title":"Microprocessors Microsyst"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816023"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090716"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.88"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1155\/2014\/529392"},{"key":"ref48","first-page":"1","article-title":"Using pvf traces to accelerate avf modeling","author":"sridharan","year":"0","journal-title":"IEEE workshop on silicon errors in logic-system effects"},{"key":"ref47","first-page":"117","article-title":"Eliminating microarchitectural de-pendency from architectural vulnerability","author":"sridharan","year":"0","journal-title":"Proc IEEE 15th Int Symp High Perform Comput Archit"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W.2017.16"},{"key":"ref41","first-page":"129","article-title":"Microar-chitecture level reliability comparison of modern gpu designs: First findings","author":"vallero","year":"0","journal-title":"Proc IEEE Int Symp Perform Anal Syst Softw"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISPAW.2011.45"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.68"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8683959\/08580414.pdf?arnumber=8580414","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:48:53Z","timestamp":1657745333000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8580414\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,1]]},"references-count":56,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tc.2018.2887225","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,5,1]]}}}