{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,2]],"date-time":"2025-10-02T05:50:34Z","timestamp":1759384234426,"version":"3.37.3"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2019,7,1]]},"DOI":"10.1109\/tc.2019.2898833","type":"journal-article","created":{"date-parts":[[2019,2,12]],"date-time":"2019-02-12T20:20:00Z","timestamp":1550002800000},"page":"1049-1063","source":"Crossref","is-referenced-by-count":13,"title":["In-the-Field Mitigation of Process Variability for Improved FPGA Performance"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7684-1111","authenticated-orcid":false,"given":"Konstantinos","family":"Maragos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1664-8648","authenticated-orcid":false,"given":"George","family":"Lentaris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6930-6847","authenticated-orcid":false,"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457107"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428017"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2461598"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2622688"},{"year":"2017","key":"ref13","article-title":"The implementation of embedded PVT monitoring subsystems in todays cutting edge technologies"},{"journal-title":"Architecture and CAD for Deep-Submicron FPGAs","year":"2012","author":"betz","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270300"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770808"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534920"},{"key":"ref18","article-title":"Semiconductor industry from 2015 to 2025","author":"jones","year":"2015","journal-title":"SEMI"},{"article-title":"Moore or less?","year":"2017","author":"alam","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272380"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022217"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339269"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0433"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927032"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718362"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.50"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2435771"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2016.7468125"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2871167"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554784"},{"year":"2015","key":"ref1","article-title":"International technology roadmap for semiconductors"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723153"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147069"},{"key":"ref21","first-page":"19","article-title":"FPGA device and architecture evaluation considering process variations","author":"wong","year":"2005","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Des"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011555"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973080"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311193"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2015.7282172"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8733175\/08640113.pdf?arnumber=8640113","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:06:48Z","timestamp":1657746408000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8640113\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7,1]]},"references-count":30,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tc.2019.2898833","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2019,7,1]]}}}