{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T12:52:36Z","timestamp":1781268756301,"version":"3.54.1"},"reference-count":70,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003968","name":"Iran National Science Foundation","doi-asserted-by":"publisher","award":["96006071"],"award-info":[{"award-number":["96006071"]}],"id":[{"id":"10.13039\/501100003968","id-type":"DOI","asserted-by":"publisher"}]},{"name":"ETH Zurich and donations from various industrial partners"},{"name":"Alibaba"},{"DOI":"10.13039\/100006785","name":"Google","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006785","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Huawei"},{"name":"HPDS"},{"DOI":"10.13039\/100002418","name":"Intel","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100004318","name":"Microsoft","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004318","id-type":"DOI","asserted-by":"publisher"}]},{"name":"VMware"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2019,8,1]]},"DOI":"10.1109\/tc.2019.2906597","type":"journal-article","created":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T22:38:46Z","timestamp":1553553526000},"page":"1114-1130","source":"Crossref","is-referenced-by-count":37,"title":["An Analytical Model for Performance and Lifetime Estimation of Hybrid DRAM-NVM Main Memories"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3786-7102","authenticated-orcid":false,"given":"Reza","family":"Salkhordeh","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0075-2312","authenticated-orcid":false,"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0264-3865","authenticated-orcid":false,"given":"Hossein","family":"Asadi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref70","volume":"1","author":"bertsekas","year":"1995","journal-title":"Dynamic Programming and Optimal Control"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2012.2227338"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628089"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750387"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749733"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2015.7095785"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1140103.1140304"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.56"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694381"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-CSS-ICESS.2015.179"},{"key":"ref61","author":"tanenbaum","year":"2009","journal-title":"Modern Operating System"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/3219617.3219646"},{"key":"ref28","first-page":"123","article-title":"Toward the efficient use of multiple explicitly managed memory subsystems","author":"pe\u00f1a","year":"2014","journal-title":"Proc IEEE Int Conf Cluster Comput"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1057\/jors.1993.181"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657042"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2329871"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.63"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1145\/2699831"},{"key":"ref68","article-title":"Benchmarking modern multiprocessors","author":"bienia","year":"2011"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1145\/1496909.1496921"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927156"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2016.7870093"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830802"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753305"},{"key":"ref24","first-page":"424","article-title":"Disintegrated control for energy-efficient and heterogeneous memory systems","author":"ham","year":"2013","journal-title":"Proc IEEE 19th Int Symp High Perform Comput Archit"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037706"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056027"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872401"},{"key":"ref50","first-page":"9","article-title":"Modeling of cache access behavior based on Zipf’s law","author":"kotera","year":"2008","journal-title":"Proc Workshop MEmory Perform DEaling Appl Syst Architect"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2002.801752"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2016.58"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.11"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485965"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446067"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/2896380"},{"key":"ref54","first-page":"8:1","article-title":"A versatile and accurate approximation for LRU cache performance","author":"fricker","year":"2012","journal-title":"IEEE Proc 24th International Teletraffic Congress"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/2465529.2465756"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/2908557"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.2"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/98460.98525"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2017.130"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124555"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818974"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378661"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.98"},{"key":"ref18","first-page":"936","article-title":"An Operating System Level Data Migration Scheme in Hybrid DRAM-NVM Memory Architecture","author":"reza salkhordeh","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2695664.2695675"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1785414.1785441"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2455978"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2723878"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2875439"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452069"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.50"},{"key":"ref48","doi-asserted-by":"crossref","first-page":"150","DOI":"10.1145\/782814.782836","article-title":"Estimating cache misses and locality using stack distances","author":"cabcaval","year":"2003","journal-title":"Proc 17th Annu Int Conf Supercomputing"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995708"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/973097.973099"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807544"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2591971.2591995"},{"key":"ref43","article-title":"A hybrid analytical DRAM performance model","author":"yuan","year":"2009","journal-title":"Proc Workshop on Modeling Benchmarking and Simulation"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8758258\/08673648.pdf?arnumber=8673648","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,14]],"date-time":"2022-09-14T10:16:53Z","timestamp":1663150613000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8673648\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8,1]]},"references-count":70,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tc.2019.2906597","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,8,1]]}}}