{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T07:21:31Z","timestamp":1771053691170,"version":"3.50.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2019,9,1]]},"DOI":"10.1109\/tc.2019.2907238","type":"journal-article","created":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T22:38:46Z","timestamp":1553553526000},"page":"1404-1410","source":"Crossref","is-referenced-by-count":33,"title":["An ALU Protection Methodology for Soft Processors on SRAM-Based FPGAs"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2424-8679","authenticated-orcid":false,"given":"Alexis","family":"Ramos","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5792-0180","authenticated-orcid":false,"given":"Ricardo G.","family":"Toral","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2540-5234","authenticated-orcid":false,"given":"Pedro","family":"Reviriego","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7133-9026","authenticated-orcid":false,"given":"Juan Antonio","family":"Maestro","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2017.10.009"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-014-5463-7"},{"key":"ref33","first-page":"275","article-title":"A fault injection analysis of Virtex FPGA TMR design methodology","author":"lima","year":"2001","journal-title":"Proc 6th Eur Conf Radiation Effects Compon Syst"},{"key":"ref32","first-page":"2016","article-title":"The rocket chip generator","author":"asanovi","year":"2016"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref30","article-title":"UG910 - Vivado design suite user guide: Getting started v2017.3","year":"2017"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.09.007"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2182524"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488859"},{"key":"ref34","article-title":"PG036 - soft error mitigation controller v4.1 product guide","year":"2017"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226585"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"200","DOI":"10.1147\/rd.62.0200","article-title":"The use of triple-modular redundancy to improve computer reliability","volume":"6","author":"lyons","year":"1962","journal-title":"IBM J Res Develop"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.35"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2232964"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272319"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/S0895-7177(03)90138-5"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2006.44"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826201"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/ip-e.1990.0009"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8053019"},{"key":"ref28","article-title":"Nexys4 DDR FPGA Board Reference Manual rev.C","year":"2016"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2004.1368091"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.16"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1201\/CRCINDELECTR"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.3166"},{"key":"ref29","article-title":"Ds181 - artix-7 FPGAs data sheet: DC and AC switching characteristics v1.23","year":"2017"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/24.52622"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2002.1137643"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2629556"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"395","DOI":"10.1147\/rd.144.0395","article-title":"A class of optimal minimum odd-weight-column SEC-DED codes","volume":"14","author":"hsiao","year":"1970","journal-title":"IBM J Res Develop"},{"key":"ref1","article-title":"Spacecraft system failures and anomalies attributed to the natural space environment","author":"bedingfield","year":"1996"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-017-5640-6"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1991.146682"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.821411"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268908"},{"key":"ref26","article-title":"LowRISC project","year":"2017"},{"key":"ref25","article-title":"The RISC-V instruction set manual volume I: User-level ISA, document version 2.2","author":"waterman","year":"2017"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8790822\/08673617.pdf?arnumber=8673617","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:48:52Z","timestamp":1657745332000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8673617\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,1]]},"references-count":39,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tc.2019.2907238","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,9,1]]}}}