{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:58:52Z","timestamp":1740131932836,"version":"3.37.3"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2019,10,1]]},"DOI":"10.1109\/tc.2019.2907591","type":"journal-article","created":{"date-parts":[[2019,4,3]],"date-time":"2019-04-03T22:18:43Z","timestamp":1554329923000},"page":"1442-1454","source":"Crossref","is-referenced-by-count":0,"title":["Efficient Management of Cache Accesses to Boost GPGPU Memory Subsystem Performance"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9458-2889","authenticated-orcid":false,"given":"Francisco","family":"Candel","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0824-5833","authenticated-orcid":false,"given":"Alejandro","family":"Valero","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2426-4134","authenticated-orcid":false,"given":"Salvador","family":"Petit","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8630-4846","authenticated-orcid":false,"given":"Julio","family":"Sahuquillo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.4104"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"335","DOI":"10.1145\/2370816.2370865","article-title":"Multi2Sim: A Simulation Framework for CPU-GPU Computing","author":"rafael ubal","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref33","first-page":"9","article-title":"An energy efficient GPGPU memory hierarchy with tiny incoherent caches","author":"sankaranarayanan","year":"2013","journal-title":"Proc Int Symp Low-Power Electronics Design"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2764905"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540717"},{"year":"0","key":"ref37"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1145\/2716282.2716283","article-title":"Adaptive GPU cache bypassing","author":"tian","year":"2015","journal-title":"Proceedings of Workshop on General Purpose Processing Using GPUs - GPGPU-7"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056031"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.18"},{"key":"ref40","first-page":"300","article-title":"Run-time power-gating in caches of GPUs for leakage energy savings","author":"wang","year":"2012","journal-title":"Proc Des Autom Test Eur Conf Exhibition"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IISA.2014.6878727"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5160980"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835938"},{"article-title":"Dissecting the NVIDIA volta GPU architecture via microbenchmarking","year":"0","author":"jia","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2417545"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753308"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2017.81"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751237"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2424962"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001158"},{"year":"2017","key":"ref4"},{"year":"2016","key":"ref27"},{"year":"2012","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-96983-1_17"},{"article-title":"PolyBench: The polyhedral benchmark suite","year":"0","author":"pouchet","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2017.02.012"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2013.6704684"},{"year":"2016","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.11"},{"year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2764886"},{"key":"ref22","first-page":"394","article-title":"Studying victim caches in GPUs","author":"taylor","year":"2018","journal-title":"Proc 26th Euromicro Int Conf Parallel Distrib Netw -based Process"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2549523"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"586","DOI":"10.1109\/TPDS.2017.2773516","article-title":"IBOM: An integrated and balanced on-chip memory for high performance GPGPUs","volume":"29","author":"mu","year":"2018","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2278025"},{"year":"2014","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835955"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8826662\/08681093.pdf?arnumber=8681093","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:07:16Z","timestamp":1657746436000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8681093\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,1]]},"references-count":40,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tc.2019.2907591","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2019,10,1]]}}}