{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T02:54:06Z","timestamp":1769741646700,"version":"3.49.0"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2020,2,1]]},"DOI":"10.1109\/tc.2019.2947899","type":"journal-article","created":{"date-parts":[[2019,10,16]],"date-time":"2019-10-16T20:44:06Z","timestamp":1571258646000},"page":"274-287","source":"Crossref","is-referenced-by-count":25,"title":["Low Latency Floating-Point Division and Square Root Unit"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7679-6020","authenticated-orcid":false,"given":"Javier D.","family":"Bruguera","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207664"},{"key":"ref11","first-page":"754","year":"2008","journal-title":"IEEE Standard for Binary Floating-Point Arithmetic"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/12.57042"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.44"},{"key":"ref14","first-page":"87","article-title":"Quad precision floating point on the IBM z13$^{TM}$TM","author":"lichtenau","year":"2016","journal-title":"Proc 23th IEEE Int Symp Comput Arithmetic"},{"key":"ref15","author":"muller","year":"2006","journal-title":"Elementary Functions Algorithms and Implementation"},{"key":"ref16","first-page":"173","article-title":"1-GHz HAL SPARC64® dual floating-point unit with RAS features","author":"naini","year":"2001","journal-title":"Proc IEEE Int Symp Computer Arithmetic"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2448097"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2011.30"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1999.762835"},{"key":"ref28","article-title":"Table look-up algorithms for elementary functions and their error analysis","author":"tang","year":"1991"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.863046"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/12.736432"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1995.465381"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/12.57060"},{"key":"ref5","author":"ercegovac","year":"1994","journal-title":"Division and Square Root Digit-Recurrence Algorithms and Implementations"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1970.223019"},{"key":"ref7","author":"ercegovac","year":"2004","journal-title":"Digital Arithmetic"},{"key":"ref2","first-page":"179","article-title":"Improvements in the Intels Cor2 Penryn processor family architecture and microarchitecture","volume":"12","author":"coke","year":"2008","journal-title":"Intel Technol J"},{"key":"ref9","article-title":"Instruction tables: Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD, and VIA CPUs","author":"fog","year":"2019"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2018.8464815"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1146704"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2009.17"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.269"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1997.614893"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2013.24"},{"key":"ref26","author":"sutherland","year":"1999","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2013.32"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8959511\/08871216.pdf?arnumber=8871216","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:06:07Z","timestamp":1651068367000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8871216\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2,1]]},"references-count":28,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tc.2019.2947899","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,2,1]]}}}