{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T17:49:28Z","timestamp":1774720168702,"version":"3.50.1"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2020,3,1]]},"DOI":"10.1109\/tc.2019.2956710","type":"journal-article","created":{"date-parts":[[2019,11,29]],"date-time":"2019-11-29T21:01:25Z","timestamp":1575061285000},"page":"453-465","source":"Crossref","is-referenced-by-count":5,"title":["Energy Efficient On-Demand Dynamic Branch Prediction Models"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5536-0247","authenticated-orcid":false,"given":"Milad","family":"Mohammadi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Song","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1662-5334","authenticated-orcid":false,"given":"Ehsan","family":"Atoofian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amirali","family":"Baniasadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tor M.","family":"Aamodt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"William J.","family":"Dally","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155635"},{"key":"ref38","author":"seznec","year":"2011","journal-title":"Championship Branch Prediction"},{"key":"ref33","first-page":"251","article-title":"Combining static and dynamic branch prediction to reduce destructive aliasing","author":"patil","year":"2000","journal-title":"Proc IEEE Symp High-Perfom Comput Arch"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/384286.264201"},{"key":"ref31","article-title":"H-pattern: A hybrid pattern based dynamic branch predictor with performance based adaptation","author":"otiv","year":"2014"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/988952.989058"},{"key":"ref37","first-page":"1","volume":"9","author":"seznec","year":"2007","journal-title":"J Instruction Level Parallelism"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"394","DOI":"10.1109\/ISCA.2005.13","author":"seznec","year":"2005","journal-title":"Proc 32nd Int'l Symp Computer Architecture"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765954"},{"key":"ref34","first-page":"36","article-title":"Performance characterization of SPEC CPU2006 benchmarks on Intel Core 2 Duo processor","volume":"2","author":"prakash","year":"2008","journal-title":"ISAST Transactions on Computers and Software Engineering"},{"key":"ref28","article-title":"Pushing the branch predictability limits with the multi-potage+ sc predictor","author":"michaud","year":"2014","journal-title":"Championship Branch Prediction"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192755"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2330820"},{"key":"ref2","first-page":"1","article-title":"Performance characterization of spec cpu benchmarks on intels core microarchitecture based processor","author":"bird","year":"2007","journal-title":"Proc SPEC Benchmark Workshop"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH"},{"key":"ref20","author":"jimenez\u00b4","year":"2016","journal-title":"Championship Branch Prediction"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref21","first-page":"67","article-title":"The impact of delay on the design of branch predictors","author":"jimene?","year":"2000","journal-title":"Proc IEEE\/ACM Int Symp Microarch"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313944"},{"key":"ref23","article-title":"Exploring the design of the cortex-A15 processor","author":"lanier","year":"2011"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref25","first-page":"48109","article-title":"Low-cost embedded program loop caching-revisited","volume":"1001","author":"lee","year":"1999","journal-title":"Ann Arbor"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176782"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/195470.195549"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/165939.165956"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-93799-9_8"},{"key":"ref11","article-title":"Method and apparatus for predicting multiple conditional branches","author":"giacalone","year":"2001"},{"key":"ref40","article-title":"Tage-sc-l branch predictors","author":"seznec","year":"2014"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/950162.950163"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1998.727254"},{"key":"ref14","first-page":"1","article-title":"SimPoint 3.0: Faster and more flexible program phase analysis","volume":"7","author":"hamerly","year":"2005","journal-title":"J Instruction Level Parallelism"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/40.272835"},{"key":"ref17","article-title":"Global-local combined branch history: The alternative way to improve TAGE branch predictor","author":"ishii","year":"2014","journal-title":"Championship Branch Prediction"},{"key":"ref18","article-title":"Strided sampling hashed perceptron predictor","author":"jimenez","year":"0","journal-title":"Championship Branch Prediction"},{"key":"ref19","author":"jimenez\u00b4","year":"2016","journal-title":"Championship Branch Prediction"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2016.7936205"},{"key":"ref3","article-title":"The microarchitecture of the Intel Pentium 4 processor on 90nm technology","volume":"8","author":"boggs","year":"2004","journal-title":"Intel Technol J"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192727"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"287","DOI":"10.1145\/223982.224439","article-title":"Next cache line and set prediction","author":"calder","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871603"},{"key":"ref7","article-title":"Patt. improving branch prediction accuracy by reducing pattern history table interference","author":"chang","year":"1996","journal-title":"Proc IEEE\/ACM Conf Par Arch Comp Tech"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/504311.504296"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/279361.279368"},{"key":"ref46","article-title":"Inside intel next generation nehalem microarchitecture","author":"singhal","year":"2008"},{"key":"ref45","author":"shen","year":"2005","journal-title":"Modern Processor Design Fundamentals of Superscalar Processors"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/384286.264210"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2127330"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003587"},{"key":"ref41","article-title":"Exploring branch predictability limits with the MTAGE+ SC predictor","author":"seznec","year":"2016","journal-title":"Proc 5th JILP Workshop Comput Archit Competitions (JWAC-5) Championship Branch Prediction (CBP-5)"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/40.877948"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237169"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/8989854\/08918036.pdf?arnumber=8918036","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,10,7]],"date-time":"2022-10-07T07:34:46Z","timestamp":1665128086000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8918036\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3,1]]},"references-count":53,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.2019.2956710","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,3,1]]}}}