{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T03:55:25Z","timestamp":1780545325461,"version":"3.54.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"JSPS KAKENHI","award":["17H00729"],"award-info":[{"award-number":["17H00729"]}]},{"name":"JSPS KAKENHI","award":["19K21526"],"award-info":[{"award-number":["19K21526"]}]},{"name":"JST PRESTO","award":["JPMJPR18M3"],"award-info":[{"award-number":["JPMJPR18M3"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2020,4,1]]},"DOI":"10.1109\/tc.2019.2957355","type":"journal-article","created":{"date-parts":[[2019,12,4]],"date-time":"2019-12-04T23:22:35Z","timestamp":1575501755000},"page":"534-548","source":"Crossref","is-referenced-by-count":38,"title":["High Throughput\/Gate AES Hardware Architectures Based on Datapath Compression"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9754-6792","authenticated-orcid":false,"given":"Rei","family":"Ueno","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7641-1904","authenticated-orcid":false,"given":"Sumio","family":"Morioka","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0072-6114","authenticated-orcid":false,"given":"Noriyuki","family":"Miura","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kohei","family":"Matsuda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0625-9107","authenticated-orcid":false,"given":"Makoto","family":"Nagata","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6903-5127","authenticated-orcid":false,"given":"Shivam","family":"Bhasin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yves","family":"Mathieu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tarik","family":"Graba","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5063-7964","authenticated-orcid":false,"given":"Jean-Luc","family":"Danger","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Naofumi","family":"Homma","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/11502760_28"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.49"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/937527.937529"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-47989-6_37"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9085-7"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.830936"},{"key":"ref11","first-page":"172","article-title":"An optimized S-Box circuit architecture for low power AES design","author":"morioka","year":"2002","journal-title":"Proc Int Workshop Cryptographic Hardware Embedded Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_32"},{"key":"ref13","first-page":"234","article-title":"Mixed bases for efficient inversion in $\\mathbb {F}_{((2^2)^2)^2}$F((22)2)2 and conversion matrices of SubBytes of AES","author":"nogami","year":"2010","journal-title":"Proc Int Workshop Cryptographic Hardware Embedded Syst"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44709-1_16"},{"key":"ref15","first-page":"63","article-title":"Highly efficient $GF(2^8)$GF(28) inversion circuit based on redundant GF arithmetic and its application to AES design","author":"ueno","year":"2015","journal-title":"Proc Int Workshop Cryptographic Hardware Embedded Syst"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-012-9124-7"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"298","DOI":"10.46586\/tches.v2018.i2.298-336","article-title":"Smashing the implementation records of AES S-box","author":"reyhani-masoleh","year":"2018","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"91","DOI":"10.46586\/tches.v2019.i4.91-125","article-title":"New circuit minimization techniques for smaller and faster AES SBoxes","author":"maximov","year":"2019","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2052401"},{"key":"ref28","first-page":"112","article-title":"Hardware implementation of AES using area-optimal polynomials for composite-field representation $GF(2^4)^2$GF(24)2 of $GF(2^8)$GF(28)","author":"gueron","year":"2016","journal-title":"Proc IEEE 23nd Symp Comput Arithmetic"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9073-y"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-55220-5_16"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358051"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1","DOI":"10.46586\/tosc.v2017.i2.1-26","article-title":"Tweakable Blockciphers for efficient authenticated encryptions with beyond the birthday-bound security","author":"naito","year":"2017","journal-title":"IACR Transactions on Symmetric Cryptology"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808300"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03317-9_19"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-018-0187-8"},{"key":"ref7","first-page":"538","article-title":"A high throughput\/gate AES hardware architecture by compressing encryption and decryption datapaths—toward efficient CBC-mode impleme-ntation","author":"ueno","year":"2016","journal-title":"Proc Cryptogr Hardware Embedded Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108131"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45682-1_15"},{"key":"ref1","first-page":"144","article-title":"2 Gbit\/s hardware realizations of RIJNDAEL and SERPENT: A comparative analysis","author":"lutz","year":"2002","journal-title":"Proc Int Workshop Cryptographic Hardware Embedded Syst"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-34117-5_4"},{"key":"ref22","article-title":"NanGate FreePDK45 open cell library","year":"2016"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2009.5326020"},{"key":"ref24","article-title":"Canright web page","author":"canright","year":"0"},{"key":"ref23","article-title":"Cryptographic hardware project","year":"0"},{"key":"ref26","article-title":"The Galois\/Counter Mode of operation (GCM)","author":"mcgrew","year":"2005"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3154-8_13"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9032251\/08922779.pdf?arnumber=8922779","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T20:00:33Z","timestamp":1639771233000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8922779\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4,1]]},"references-count":36,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.2019.2957355","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,4,1]]}}}