{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:58:59Z","timestamp":1740131939233,"version":"3.37.3"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100013290","name":"National Key Research and Development Program of China Stem Cell and Translational Research","doi-asserted-by":"publisher","award":["2018YFB1003400"],"award-info":[{"award-number":["2018YFB1003400"]}],"id":[{"id":"10.13039\/501100013290","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61772204","61732014"],"award-info":[{"award-number":["61772204","61732014"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2020,6,1]]},"DOI":"10.1109\/tc.2020.2968302","type":"journal-article","created":{"date-parts":[[2020,1,21]],"date-time":"2020-01-21T21:26:26Z","timestamp":1579641986000},"page":"819-831","source":"Crossref","is-referenced-by-count":5,"title":["XeFlow: Streamlining Inter-Processor Pipeline Execution for the Discrete CPU-GPU Platform"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6090-0479","authenticated-orcid":false,"given":"Zhifang","family":"Li","sequence":"first","affiliation":[]},{"given":"Beicheng","family":"Peng","sequence":"additional","affiliation":[]},{"given":"Chuliang","family":"Weng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"1","article-title":"Efficient synchronization primitives for GPUs","author":"stuart","year":"2011","journal-title":"arXiv 1110 4623"},{"doi-asserted-by":"publisher","key":"ref38","DOI":"10.1145\/3273982.3273990"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1145\/2771937.2771941"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1109\/ISCA.2014.6853209"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1145\/2963098"},{"key":"ref30","article-title":"Gdev: First-class GPU resource management in the operating system","author":"kato","year":"2012","journal-title":"Proc USENIX Conf Annu Tech Conf"},{"key":"ref37","first-page":"269","article-title":"RSVM: A region-based software virtual memory for GPU","author":"ji","year":"2013","journal-title":"Proc Int l Conf Parallel Architectures and Compilation Techniques"},{"doi-asserted-by":"publisher","key":"ref36","DOI":"10.1109\/IISWC.2015.15"},{"doi-asserted-by":"publisher","key":"ref35","DOI":"10.1109\/HPCA.2017.19"},{"doi-asserted-by":"publisher","key":"ref34","DOI":"10.1145\/3068281"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/InPar.2012.6339596"},{"doi-asserted-by":"publisher","key":"ref40","DOI":"10.1109\/HPCA.2013.6522332"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/CCGrid.2015.105"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/HPEC.2014.7040988"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/2661229.2661250"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/3123939.3123978"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TPDS.2013.257"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1145\/3297858.3304032"},{"year":"1997","author":"berson","journal-title":"Data warehousing data mining and OLAP","key":"ref17"},{"key":"ref18","first-page":"169","article-title":"Weaving relations for cache performance","author":"ailamaki","year":"2001","journal-title":"Proc 27th Int Conf Very Large Data Bases"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/MSST.2012.6232390"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1145\/2553081"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/2517349.2522715"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1145\/1736020.1736059"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/IPDPS.2013.66"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/2464996.2465023"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/ISCA.2018.00075"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/2882903.2915224"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/BigData.2014.7004245"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/CCGrid.2014.16"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/2043556.2043579"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/3018743.3018754"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.14778\/3303753.3303760"},{"key":"ref20","first-page":"1","article-title":"Halloc: A high-throughput dynamic memory allocator for GPGPU architectures","author":"adinetz","year":"2014","journal-title":"Proc GPU Technology Conf"},{"doi-asserted-by":"publisher","key":"ref45","DOI":"10.1109\/HPCA.2019.00061"},{"year":"2012","author":"stratton","article-title":"Parboil: A revised benchmark suite for scientific and commercial throughput computing","key":"ref22"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/InPar.2012.6339604"},{"doi-asserted-by":"publisher","key":"ref42","DOI":"10.1109\/HPCA.2016.7446089"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.14778\/2536274.2536319"},{"doi-asserted-by":"publisher","key":"ref41","DOI":"10.1109\/MICRO.2018.00035"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1145\/2897839.2927468"},{"doi-asserted-by":"publisher","key":"ref44","DOI":"10.1109\/GreenCom-CPSCom.2010.102"},{"year":"2019","key":"ref26"},{"key":"ref43","article-title":"Fine-grained resource sharing for concurrent GPGPU kernels","author":"gregg","year":"2012","journal-title":"Proc 4th Usenix Conf Hot Topics in Parallelism"},{"key":"ref25","first-page":"1","article-title":"The set query benchmark","author":"o'neil","year":"1993"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9090228\/08964470.pdf?arnumber=8964470","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:19:53Z","timestamp":1651069193000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8964470\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,1]]},"references-count":45,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.2968302","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2020,6,1]]}}}