{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T14:44:42Z","timestamp":1775745882170,"version":"3.50.1"},"reference-count":56,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"EC H2020 RECIPE","award":["801137"],"award-info":[{"award-number":["801137"]}]},{"name":"EC H2020 WiPLASH","award":["863337"],"award-info":[{"award-number":["863337"]}]},{"name":"ERC Consolidator","award":["725657"],"award-info":[{"award-number":["725657"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2020,9,1]]},"DOI":"10.1109\/tc.2020.2972528","type":"journal-article","created":{"date-parts":[[2020,2,11]],"date-time":"2020-02-11T02:13:46Z","timestamp":1581387226000},"page":"1349-1363","source":"Crossref","is-referenced-by-count":93,"title":["BLADE: An in-Cache Computing Architecture for Edge Devices"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7357-7204","authenticated-orcid":false,"given":"William Andrew","family":"Simon","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2516-3899","authenticated-orcid":false,"given":"Yasir Mahmood","family":"Qureshi","sequence":"additional","affiliation":[]},{"given":"Marco","family":"Rios","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8984-9793","authenticated-orcid":false,"given":"Alexandre","family":"Levisse","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6971-1965","authenticated-orcid":false,"given":"Marina","family":"Zapater","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9536-4947","authenticated-orcid":false,"given":"David","family":"Atienza","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","first-page":"983","DOI":"10.1109\/12.57038","article-title":"Analysis and design of CMOS manchester adders with variable carry-skip","volume":"39","author":"schlag","year":"1990","journal-title":"IEEE Trans Comput"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746310"},{"key":"ref33","first-page":"224","article-title":"A compute SRAM with bit-serial integer\/floating-point operations for programmable in-memory vector acceleration","author":"wang","year":"2019","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2929245"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310398"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2688862"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776309"},{"key":"ref35","first-page":"252","article-title":"A 5.3GHz 8T-SRAM with operation down to 0.41V in 65nm CMOS","author":"chang","year":"2007","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317979"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2782087"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317741"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref2","year":"2018"},{"key":"ref1","article-title":"The mobile internet phenomena report","year":"2019"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056040"},{"key":"ref22","article-title":"Introducing neon","year":"2009"},{"key":"ref21","first-page":"1449","article-title":"Exploring specialized near-memory processing for data intensive operations","author":"yitbarek","year":"2016","journal-title":"Proc Des Autom Test Europe Conf Exhib"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref23","article-title":"Introduction to Intel advanced vector extensions","author":"lomont","year":"2011"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218645"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268380"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"ref51","article-title":"MnasNet: Platform-aware neural architecture search for mobile","author":"tan","year":"2018","journal-title":"CoRR"},{"key":"ref56","article-title":"Cortex-A53 is ARM's next little thing","author":"krewell","year":"2012"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056064"},{"key":"ref54","article-title":"ARM versatile express juno r2 development platform","year":"2015"},{"key":"ref53","year":"2018"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2014.106"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/85.238389"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342276"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080233"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2771937.2771945"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001159"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818986"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446059"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00106"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1109\/JSSC.2016.2515510","article-title":"A 28nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory","volume":"51","author":"jeloka","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123986"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2016.7738698"},{"key":"ref7","article-title":"A 481pJ\/decision 3.4M decision\/s multifunctional deep in-memory inference processor using standard 6T SRAM array","author":"kang","year":"2016","journal-title":"CoRR"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/2964284.2973796"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310401"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/s12652-017-0494-4"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.5121\/ijnsa.2016.8206"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.FIPS.202"},{"key":"ref47","article-title":"Arm cortex-A53 MPCore processor cryptography extension","year":"2014"},{"key":"ref42","year":"2011"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.23919\/SpringSim.2019.8732862"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487753"},{"key":"ref43","first-page":"1","article-title":"A 28 nm 256 kb 6T-SRAM with 280mV improvement in VMIN using a dual-split-control assist scheme","author":"chang","year":"2015","journal-title":"Proc IEEE Int Solid-State Circuits Conf"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9161377\/08988198.pdf?arnumber=8988198","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:19:53Z","timestamp":1651069193000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8988198\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,1]]},"references-count":56,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.2972528","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,9,1]]}}}