{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T08:17:44Z","timestamp":1765354664050,"version":"3.37.3"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61772350"],"award-info":[{"award-number":["61772350"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1900904","CCF-1619243","CCF-1537085"],"award-info":[{"award-number":["CCF-1900904","CCF-1619243","CCF-1537085"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Common Information System Equipment Pre-research Funds","award":["JZX2017-0988\/Y300"],"award-info":[{"award-number":["JZX2017-0988\/Y300"]}]},{"name":"Construction Plan of Beijing High-level Teacher Team","award":["CIT&TCD201704082"],"award-info":[{"award-number":["CIT&TCD201704082"]}]},{"DOI":"10.13039\/501100005090","name":"Beijing Nova Program","doi-asserted-by":"publisher","award":["Z181100006218093"],"award-info":[{"award-number":["Z181100006218093"]}],"id":[{"id":"10.13039\/501100005090","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Research Fund from Beijing Innovation Center for Future Chips","award":["KYJJ2018008"],"award-info":[{"award-number":["KYJJ2018008"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2020,10,1]]},"DOI":"10.1109\/tc.2020.2973150","type":"journal-article","created":{"date-parts":[[2020,2,14]],"date-time":"2020-02-14T21:23:20Z","timestamp":1581715400000},"page":"1460-1473","source":"Crossref","is-referenced-by-count":8,"title":["Enabling Energy-Efficient and Reliable Neural Network via Neuron-Level Voltage Scaling"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3653-7013","authenticated-orcid":false,"given":"Jing","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Fu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xu","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shubo","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lan","family":"Gao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weigong","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00034"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2841824"},{"key":"ref33","first-page":"1","article-title":"Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or ?1","author":"courbariaux","year":"2016"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00038"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00062"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00016"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196129"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3195997"},{"key":"ref35","first-page":"1141","article-title":"Soft-to-hard vector quantization for end-to-end learning compressible representations","author":"agustsson","year":"2017","journal-title":"Proc Adv Conf Neural Inf Process Syst"},{"key":"ref34","first-page":"1","article-title":"NVIDIA 8-bit inference width TensorRT","author":"migacz","year":"2017","journal-title":"Proc GPU Technology Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627613"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317835"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2845396"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.905685"},{"key":"ref13","first-page":"1","article-title":"Pruning Convolutional Neural Networks for Resource Efficient Inference","author":"molchanov","year":"2017","journal-title":"Proc Int Conf Learn Representations"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001165"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.40"},{"key":"ref16","first-page":"1","article-title":"Real-time meets approximate computing: An elastic CNN inference accelerator with adaptive trade-off between QoS and QoR","author":"ying","year":"2017","journal-title":"Proc IEEE-ACM Des Autom Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20030837"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.36"},{"key":"ref19","first-page":"91","article-title":"Dynamic voltage scaling with links for power optimization of interconnection networks","author":"li","year":"2003","journal-title":"Proc Int Symp High-Perform Comput Archit"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522348"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465813"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228571"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.643"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341970"},{"key":"ref29","first-page":"1","article-title":"Deep Compression: Compressing deep neural networks with pruning, trained quantization and huffman coding","author":"han","year":"2016","journal-title":"Proc Int Conf Learn Representations"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00072"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2601319"},{"key":"ref7","first-page":"1","article-title":"A 45 nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons","author":"seo","year":"2011","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080215"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.52"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0618"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.14778\/3067421.3067425"},{"key":"ref22","first-page":"1","article-title":"Voltage island management in near threshold manycore architectures to mitigate dark silicon","author":"silvano","year":"2014","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.258"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342151"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037698"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1016\/j.patcog.2016.11.008"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206627"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-31596-6_2"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522302"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/12\/9187067\/8999559-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9187067\/08999559.pdf?arnumber=8999559","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:09:58Z","timestamp":1651068598000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8999559\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,1]]},"references-count":42,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.2973150","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2020,10,1]]}}}