{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T18:30:49Z","timestamp":1776796249516,"version":"3.51.2"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"EPSRC\/UK","award":["EP\/K034448\/1"],"award-info":[{"award-number":["EP\/K034448\/1"]}]},{"name":"EPSRC\/UK","award":["STRATA EP\/N023641\/1"],"award-info":[{"award-number":["STRATA EP\/N023641\/1"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2020,10,1]]},"DOI":"10.1109\/tc.2020.2975787","type":"journal-article","created":{"date-parts":[[2020,2,25]],"date-time":"2020-02-25T04:14:33Z","timestamp":1582604073000},"page":"1507-1518","source":"Crossref","is-referenced-by-count":10,"title":["PARMA: Parallelization-Aware Run-Time Management for Energy-Efficient Many-Core Systems"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6834-211X","authenticated-orcid":false,"given":"Mohammed A. Noaman","family":"Al-hayanni","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7387-5970","authenticated-orcid":false,"given":"Ashur","family":"Rafiev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3426-8406","authenticated-orcid":false,"given":"Fei","family":"Xia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rishad","family":"Shafik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4076-3331","authenticated-orcid":false,"given":"Alexander","family":"Romanovsky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0826-9330","authenticated-orcid":false,"given":"Alex","family":"Yakovlev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2018.2873018"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.659497"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.87"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636099"},{"key":"ref30","article-title":"Intel 64 and IA-32 architectures software developer's manual. volume 3B: System programming guide, part 2","year":"2016"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557170"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.2010.38"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1281700.1281702"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2235126"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCS.2017.68"},{"key":"ref40","author":"cormen","year":"2009","journal-title":"Introduction to Algorithm"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885736"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391518"},{"key":"ref13","article-title":"The performance potential for single application heterogeneous systems","author":"wong","year":"2009","journal-title":"Proc Workshop Duplicating Deconstructing and Debunking"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2014.6880158"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945389"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2006.302728"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114208"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.93"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062288"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.494"},{"key":"ref4","first-page":"883","article-title":"Instruction-level parallelism","author":"rau","year":"2003","journal-title":"Encyclopedia of Computer Science"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2016.118"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2009.05.002"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2666356.2594292"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.535411"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/263326.263382"},{"key":"ref8","first-page":"79","article-title":"A Novel Cache-Utilization Based Dynamic Voltage Frequency Scaling (DVFS) Mechanism for Reliability Enhancements","author":"yen-hao chen","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.3001246"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/N-SSC.2007.4785615"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2008.55"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MAHC.2010.28"},{"key":"ref20","first-page":"51","article-title":"Coordinated power-performance optimization in manycores","author":"sasaki","year":"2013","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref22","article-title":"System and method for reducing power consumption in multiprocessor system","author":"buch","year":"2005"},{"key":"ref21","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"2008","journal-title":"Proc IEEE 14th Int Symp High Perform Comput Architecture"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.17"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000117"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/5.371964"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2018.8464142"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9187067\/09007357.pdf?arnumber=9007357","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:09:58Z","timestamp":1651068598000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9007357\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,1]]},"references-count":40,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.2975787","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10,1]]}}}