{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T16:45:53Z","timestamp":1776444353759,"version":"3.51.2"},"reference-count":54,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1755874"],"award-info":[{"award-number":["CCF-1755874"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2020,12,1]]},"DOI":"10.1109\/tc.2020.2978826","type":"journal-article","created":{"date-parts":[[2020,3,6]],"date-time":"2020-03-06T22:46:53Z","timestamp":1583534813000},"page":"1823-1834","source":"Crossref","is-referenced-by-count":9,"title":["STFL-DDR: Improving the Energy-Efficiency of Memory Interface"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3826-9123","authenticated-orcid":false,"given":"Payman","family":"Behnam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1496-5650","authenticated-orcid":false,"given":"Mahdi Nazm","family":"Bojnordi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"184","article-title":"A 650 mb\/s-to-8 gb\/s referenceless CDR circuit with automatic acquisition of data rate","author":"lee","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2006.357938"},{"key":"ref33","article-title":"Mobile LPDDR3 SDRAM","year":"0"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522340"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref30","article-title":"DRAMPower: Open-source dram power & energy estimation tool","author":"chandrasekar","year":"2012"},{"key":"ref37","first-page":"1","article-title":"A 1.74 mW\/GHz 0.11–2.5 GHz fast-locking, jitter-reducing, 180$^\\circ$? phase-shift digital DLL with a window phase detector for LPDDR4 memory controllers","author":"chae","year":"2015","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref36","article-title":"Transmitter circuit, receiver circuit, clock data recovery phase locked loop circuit, data transfer method and data transfer system","author":"ozawa","year":"2009"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2002.1024421"},{"key":"ref34","article-title":"Twindie DDR4 SDRAM","year":"0"},{"key":"ref28","year":"0"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2334635"},{"key":"ref29","year":"0"},{"key":"ref2","first-page":"811","article-title":"AMNESIAC: Amnesic automatic computer trading computation for communication for energy efficiency","author":"akturk","year":"2017","journal-title":"Proc Int Conf Archit Support Program Lang Oper Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337164"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.68"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00014"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783735"},{"key":"ref24","year":"0"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1998582.1998590"},{"key":"ref26","first-page":"6 pp.-590","article-title":"New generation of predictive technology model for sub-45nm design exploration","author":"zhao","year":"2006","journal-title":"Proc 7th Int Symp Quality Electronics Design"},{"key":"ref25","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125925"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337162"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.2009.5433222"},{"key":"ref52","first-page":"28","article-title":"CACTI 6.0: A tool to model large caches","volume":"27","author":"muralimanohar","year":"2009","journal-title":"HP Labs"},{"key":"ref10","article-title":"Calibration methods and circuits for optimized on-die termination","author":"best","year":"0"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"ref40","article-title":"Interpolator based clock and data recovery (CDR) circuit with digitally programmable BW and tracking capability","author":"payne","year":"2008"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2015395"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540729"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3149412.3149417"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056043"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357133"},{"key":"ref18","first-page":"6","article-title":"Limited-weight codes for low-power I\/O","volume":"6","author":"stan","year":"1994","journal-title":"Proc Int Workshop Low Power Des"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830806"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993626"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.2172\/1222713"},{"key":"ref6","article-title":"JEDEC standard: DDR4 SDRAM","year":"2012","journal-title":"JESD79-4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317819"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2353799"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908002"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306783"},{"key":"ref9","article-title":"Mobile memory forum: LPDDR3 and WideIO","volume":"201","author":"dumas","year":"2011","journal-title":"JEDEC Mobile Forum Conference"},{"key":"ref46","article-title":"Adaptive equalization using correlation of edge samples with data patterns","author":"palmer","year":"2009"},{"key":"ref45","first-page":"1314","article-title":"Data recovery and retiming for the fully buffered DIMM 4.8 gb\/s serial links","author":"partovi","year":"2006","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref48","article-title":"Clock latency compensation circuit for DDR timing","author":"dortu","year":"2000"},{"key":"ref47","first-page":"306","article-title":"A 6.4 gb\/s near-ground single-ended transceiver for dual-rank DIMM memory interface systems","author":"kaviani","year":"2013","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2016.2614745"},{"key":"ref41","article-title":"Clock-data recovery (CDR) circuit, apparatus and method for variable frequency data","author":"kim","year":"2012"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISEMC.2014.6899082"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234285"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/12\/9250416\/9026794-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9250416\/09026794.pdf?arnumber=9026794","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:09:57Z","timestamp":1651068597000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9026794\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12,1]]},"references-count":54,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.2978826","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12,1]]}}}