{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:59:01Z","timestamp":1740131941558,"version":"3.37.3"},"reference-count":64,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"RoMoL ERC Advanced","award":["GA 321253"],"award-info":[{"award-number":["GA 321253"]}]},{"name":"European HiPEAC Network of Excellence"},{"DOI":"10.13039\/501100004837","name":"Ministerio de Ciencia e Innovaci\u00f3n","doi-asserted-by":"publisher","award":["TIN2015-65316-P"],"award-info":[{"award-number":["TIN2015-65316-P"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002809","name":"Generalitat de Catalunya","doi-asserted-by":"publisher","award":["2017-SGR-1414","2017-SGR-1328"],"award-info":[{"award-number":["2017-SGR-1414","2017-SGR-1328"]}],"id":[{"id":"10.13039\/501100002809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"IBM\/BSC Deep Learning Center"},{"name":"Spanish Ministry of Economy, Industry and Competitiveness","award":["FJCI-2016-30984"],"award-info":[{"award-number":["FJCI-2016-30984"]}]},{"name":"Spanish Ministry of Economy, Industry and Competitiveness","award":["RYC-2016-21104","RYC-2017-23269"],"award-info":[{"award-number":["RYC-2016-21104","RYC-2017-23269"]}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021,1,1]]},"DOI":"10.1109\/tc.2020.2980230","type":"journal-article","created":{"date-parts":[[2020,3,13]],"date-time":"2020-03-13T20:19:10Z","timestamp":1584130750000},"page":"1-16","source":"Crossref","is-referenced-by-count":5,"title":["Intelligent Adaptation of Hardware Knobs for Improving Performance and Power Consumption"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3624-1693","authenticated-orcid":false,"given":"Cristobal","family":"Ortega","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0506-8867","authenticated-orcid":false,"given":"Lluc","family":"Alvarez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Casas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8297-1844","authenticated-orcid":false,"given":"Ramon","family":"Bertran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5341-8916","authenticated-orcid":false,"given":"Alper","family":"Buyuktosunoglu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandre E.","family":"Eichenberger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1380-5671","authenticated-orcid":false,"given":"Pradip","family":"Bose","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9848-8758","authenticated-orcid":false,"given":"Miquel","family":"Moreto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370837"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056020"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781137"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2612262.2612268"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3243176.3243181"},{"year":"0","author":"hall","key":"ref30"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967957"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2742854.2742885"},{"year":"0","key":"ref35"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.32"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2005.59"},{"key":"ref62","first-page":"256","article-title":"An adaptive OpenMP loop scheduler for hyperthreaded SMPs","author":"zhang","year":"2004","journal-title":"Proc Int Conf Parallel Distrib Comput Syst"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155672"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2620977"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.386"},{"key":"ref27","first-page":"187","article-title":"Addressing fairness in SMT multicores with a progress-aware scheduler","author":"feliu","year":"2016","journal-title":"Proc IEEE Int Symp Parallel Distrib Process"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.250620"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2114250"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00021"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993657"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000081"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798232"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669154"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1952998.1952999"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346201"},{"key":"ref26","first-page":"669","article-title":"Symbiotic job scheduling on the IBM POWER8","author":"feliu","year":"2015","journal-title":"Proc IEEE Int Symp High Perform Comput Archit"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2006.55"},{"year":"2015","key":"ref50","article-title":"OpenMP application program interface version 4.5"},{"key":"ref51","first-page":"223","article-title":"The ondemand governor: Past, present and future","author":"pallipadi","year":"2006","journal-title":"Proc Linux Symp"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859663"},{"key":"ref58","article-title":"Evaluating DVFS and concurrency throttling on IBM's Power8 architecture","author":"wang","year":"2015","journal-title":"Proc ACM\/IEEE Conf Supercomput"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540727"},{"key":"ref56","first-page":"29","article-title":"Runtime-aware architectures: A first approach","volume":"1","author":"valero","year":"2014","journal-title":"International Journal on Supercomputing Frontiers and Innovations"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.26"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"ref53","first-page":"1","article-title":"Adaptive and application dependent runtime guided hardware prefetcher reconfiguration on the IBM POWER7","author":"prat","year":"2015","journal-title":"Proceedings of International Workshop on Adaptive Self-tuning Computing Systems"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485924"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2016.49"},{"article-title":"The OpenMP implementation of NAS parallel benchmarks and its performance","year":"1999","author":"jin","key":"ref40"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39707-6_6"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.108"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.17"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2745571"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/512553.512554"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540737"},{"key":"ref17","article-title":"The new linux perf tools","author":"de melo","year":"2010","journal-title":"Slides from Linux Kongress"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.22"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.39"},{"key":"ref4","first-page":"318","article-title":"Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach","author":"bitirgen","year":"2016","journal-title":"Proc 41st Annu IEEE\/ACM Int Symp Microarchit"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.27"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2008.4536293"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.8"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454149"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1039"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2008.5217785"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48096-0_2"},{"key":"ref46","first-page":"15","article-title":"Ispike: A post-link optimizer for the Intel reg; Itanium reg; architecture","author":"luk","year":"2004","journal-title":"Proc Int Symp Code Generation Optim"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2442972"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.74"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2380197"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787338"},{"key":"ref41","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01721-6","author":"kaxiras","year":"2008","journal-title":"Computer Architecture Techniques for Power-Efficiency"},{"key":"ref44","first-page":"101","article-title":"A case for resource efficient prefetching in multicores","author":"khan","year":"2014","journal-title":"Proc 43rd Int Conf Parallel Process"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.35"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9290453\/09035455.pdf?arnumber=9035455","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,10,18]],"date-time":"2022-10-18T20:03:50Z","timestamp":1666123430000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9035455\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,1]]},"references-count":64,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.2980230","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2021,1,1]]}}}