{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,26]],"date-time":"2026-09-26T21:40:39Z","timestamp":1790458839309,"version":"4.1.0"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"EU H2020 project HERCULES","award":["688860"],"award-info":[{"award-number":["688860"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021,1,1]]},"DOI":"10.1109\/tc.2020.2980520","type":"journal-article","created":{"date-parts":[[2020,3,13]],"date-time":"2020-03-13T16:19:10Z","timestamp":1584116350000},"page":"17-29","source":"Crossref","is-referenced-by-count":11,"title":["HePREM: A Predictable Execution Model for GPU-based Heterogeneous SoCs"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5994-7336","authenticated-orcid":false,"given":"Bjorn","family":"Forsberg","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1010-4762","authenticated-orcid":false,"given":"Andrea","family":"Marongiu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2640961"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2017.26"},{"key":"ref33","article-title":"HERO: Heterogeneous embedded research platform for exploring RISC-V manycore accelerators on FPGA","author":"kurth","year":"2017","journal-title":"arXiv 1712 06497"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477332"},{"key":"ref31","year":"0"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339595"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2630697"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872368"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2013.12"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3207719.3207735"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-015-9229-9"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927008"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2017.7993376"},{"key":"ref12","first-page":"1","article-title":"Time-predictable execution of multithreaded applications on multicore systems","author":"alhammad","year":"2014","journal-title":"Proc Des Automat Test Eur Conf Exhibition"},{"key":"ref13","article-title":"OpenMP application programming interface version 4.5","year":"2015"},{"key":"ref14","article-title":"The OpenACC application programming interface version 2.6","year":"0"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3152821.3152880"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342066"},{"key":"ref17","article-title":"NVIDIA Jetson","year":"0"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.33"},{"key":"ref19","year":"2013","journal-title":"MISRA C 2012 Guidelines for the Use of the C Language in Critical Systems"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-17473-0_6"},{"key":"ref4","article-title":"AMD Embedded G-Series LX","year":"2018"},{"key":"ref27","first-page":"55","article-title":"MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms","author":"yun","year":"2013","journal-title":"Proc IEEE Real-Time and Embedded Technol and Appl Symp"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2016.7936207"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2360522"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2832087.2832089"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2636342"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2586074"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2017.8247615"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.07.007"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2595581"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2016.84"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LLVM-HPC.2016.006"},{"key":"ref45","first-page":"4","article-title":"GRAPHITE two years after: First lessons learned from real-world polyhedral compilation","author":"trifunovic","year":"2010","journal-title":"GCC Research Opportunities Workshop"},{"key":"ref22","author":"allen","year":"2001","journal-title":"et al"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715255"},{"key":"ref42","first-page":"24:1","article-title":"WCET-Driven dynamic data scratchpad management with compiler-directed prefetching","author":"soliman","year":"2017","journal-title":"Proc Euromicro Conf Real-Time Syst"},{"key":"ref24","first-page":"254","article-title":"Loop transformations leveraging hardware prefetching","author":"sioutas","year":"2018","journal-title":"Proc Int Symp Code Generation Optim"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3139258.3139270"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626412500107"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45306-7_9"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063400"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863738"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2892208.2892209"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9290453\/09035630.pdf?arnumber=9035630","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:49:04Z","timestamp":1641988144000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9035630\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,1]]},"references-count":45,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.2980520","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1,1]]}}}