{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T18:04:24Z","timestamp":1772906664176,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/tc.2020.2980533","type":"journal-article","created":{"date-parts":[[2020,3,13]],"date-time":"2020-03-13T20:19:10Z","timestamp":1584130750000},"page":"1-1","source":"Crossref","is-referenced-by-count":52,"title":["CIMAT: A Compute-In-Memory Architecture for On-chip Training Based on Transpose SRAM Arrays"],"prefix":"10.1109","author":[{"given":"Hongwu","family":"Jiang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaochen","family":"Peng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shanshi","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","first-page":"36.7.1","article-title":"5nm CMOS production technology platform featuring full-fledged EUV, and high mobility channel FinFETs with densest 0.021um2 SRAM cells for mobile SoC and high performance computing applications","author":"yeap","year":"2019","journal-title":"IEEE Int Electron Devices Meeting"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322257"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322237"},{"key":"ref10","first-page":"4107","article-title":"Binarized neural networks","author":"hubara","year":"2016","journal-title":"Proc Int Conf Neural Inf Process"},{"key":"ref11","first-page":"525","article-title":"XNOR-net: Imagenet classification using binary convolutional neural networks","author":"rastegari","year":"2016","journal-title":"Proc Eur Conf Comput Vis"},{"key":"ref12","article-title":"Dorefa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients","author":"zhou","year":"2016"},{"key":"ref13","article-title":"Training and inference with integers in deep neural networks","author":"wu","year":"2018","journal-title":"Proc Int Conf Learn Representations"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510687"},{"key":"ref15","first-page":"496","article-title":"A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3ns and 55.8 TOPS\/W fully parallel product-sum operation for binary DNN edge processors","author":"khwa","year":"2018","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref16","first-page":"1","article-title":"A machine-learning classifier implemented in a standard 6T SRAM array","author":"zhang","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357552"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342235"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037702"},{"key":"ref3","article-title":"Parallelizing SRAM arrays with customized bit-cell for binary neural networks","author":"rui","year":"2018","journal-title":"Proc IEEE\/ACM Design Autom Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342118"},{"key":"ref29","author":"teich","year":"0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref7","article-title":"Time: A training-in-memory architecture for memristor-based deep neural networks","author":"chen","year":"2017","journal-title":"Proc ACM\/IEEE Des Autom Conf"},{"key":"ref2","first-page":"1","article-title":"In-datacenter performance analysis of a tensor processing unit","author":"jouppi","year":"2017","journal-title":"Proc ACM\/IEEE Int Symp Comput Archit"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2933148"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"ref21","first-page":"248","article-title":"A 0.62 mW ultra-low-power convolutional-neural-network face-recognition processor and a CIS integrated with always-on haar-like face detector","author":"bong","year":"2017","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702715"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00538"},{"key":"ref26","first-page":"5151","article-title":"Scalable methods for 8-bit training of neural networks","author":"banner","year":"2018","journal-title":"Proc 32nd Int Conf Neural Inf Process Syst"},{"key":"ref25","year":"0"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/4358213\/09035482.pdf?arnumber=9035482","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:16:11Z","timestamp":1651068971000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9035482\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/tc.2020.2980533","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}