{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T11:27:57Z","timestamp":1780054077124,"version":"3.54.0"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["FA8650-18-2-7860"],"award-info":[{"award-number":["FA8650-18-2-7860"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/tc.2020.2986963","type":"journal-article","created":{"date-parts":[[2020,4,20]],"date-time":"2020-04-20T19:50:52Z","timestamp":1587412252000},"page":"1-1","source":"Crossref","is-referenced-by-count":32,"title":["DS3: A System-Level Domain-Specific System-on-Chip Simulation Framework"],"prefix":"10.1109","author":[{"given":"Samet","family":"Arda","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anish","family":"NK","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ahmet Alper","family":"Goksoy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Joshua","family":"Mack","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nirmal","family":"Kumbhare","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anderson Luiz","family":"Sartor","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ali","family":"Akoglu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Radu","family":"Marculescu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Umit Y.","family":"Ogras","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2846688"},{"key":"ref38","article-title":"V12.8: User's manual for CPLEX","volume":"46","year":"2009","journal-title":"International Business Machines Corporation"},{"key":"ref33","year":"2020"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2770163"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3358176"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2897650"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/CCGRID.2005.1558639"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.2000.1714"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/71.993206"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2005.1595649"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2018.8645352"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.106"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Architecture News"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1109\/IISWC.2015.29","article-title":"Full speed shead: Detailed architectural simulation at near-native speed","author":"sandberg","year":"2015","journal-title":"Proc IEEE Int Symp Workload Characterization"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749747"},{"key":"ref15","article-title":"ZCU102 evaluation board","year":"2019"},{"key":"ref16","year":"2019"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934588"},{"key":"ref18","article-title":"Linux CPUFreq Governors","author":"brodowski","year":"0"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391693"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030268"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3282307"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.16"},{"key":"ref3","first-page":"402","article-title":"Area and energy efficient viterbi accelerator for embedded processor datapaths","volume":"8","author":"buzdar","year":"2017","journal-title":"Int J Adv Comput Sci Appl"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1117\/12.2519264"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.1631"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2584664"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2003301"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.3001256"},{"key":"ref2","first-page":"1026","article-title":"Generating FPGA-based image processing accelerators with Hipacc","author":"reiche","year":"0","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Des"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228597"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2644865.2541967"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-018-2355-0"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342014"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FDL.2016.7880377"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1997.606839"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3349567.3351719"},{"key":"ref23","first-page":"339","article-title":"Integrated model-driven design-space exploration for embedded systems","author":"tr?ka","year":"2011","journal-title":"Proc Int Conf Embedded Comput Syst Archit Modeling Simul"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/2.963445"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-16558-0_10"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/4358213\/09072509.pdf?arnumber=9072509","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,30]],"date-time":"2023-09-30T04:23:39Z","timestamp":1696047819000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9072509\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/tc.2020.2986963","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}