{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T15:00:47Z","timestamp":1773414047172,"version":"3.50.1"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100010661","name":"Horizon 2020 Framework Programme","doi-asserted-by":"publisher","award":["732631 OPRECOMP"],"award-info":[{"award-number":["732631 OPRECOMP"]}],"id":[{"id":"10.13039\/100010661","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.1109\/tc.2020.2987314","type":"journal-article","created":{"date-parts":[[2020,4,15]],"date-time":"2020-04-15T22:07:38Z","timestamp":1586988458000},"page":"212-227","source":"Crossref","is-referenced-by-count":46,"title":["Stream Semantic Registers: A Lightweight RISC-V ISA Extension Achieving Full Compute Utilization in Single-Issue Cores"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9923-5031","authenticated-orcid":false,"given":"Fabian","family":"Schuiki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8194-6521","authenticated-orcid":false,"given":"Florian","family":"Zaruba","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Torsten","family":"Hoefler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228567"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2564969"},{"key":"ref3","article-title":"The RISC-V instruction set manual, volume I: User-level ISA","author":"Waterman"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/12.48865"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815967"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3711645"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2876312"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857019"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123950"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00052"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/233551.233553"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref15","article-title":"SweRV RISC-V core","year":"2019"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715266"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref18","first-page":"199","article-title":"A 45 nm 1.3 GHz 16.7 double-precision GFLOPS\/W RISC-V processor with vector accelerators","volume-title":"Proc. ESSCIRC 40th Eur. Solid State Circuits Conf.","author":"Lee"},{"key":"ref19","article-title":"BOOM v2: An open-source out-of-order RISC-V core","author":"Celio"},{"key":"ref20","article-title":"RISC-V: High performance embedded SweRV\u2122 core microarchitecture, performance and CHIPS Alliance","author":"Marena","year":"2019"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2950087"},{"key":"ref22","article-title":"14 nm Technology Leadership","author":"Brain","year":"2017"},{"key":"ref23","article-title":"The rocket chip generator","author":"Asanovic","year":"2016"},{"key":"ref24","article-title":"Coffee lake - microarchitectures - Intel","author":"Schor","year":"2019"},{"key":"ref25","article-title":"Tesla V100 GPU architecture whitepaper","year":"2017"},{"key":"ref26","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"2011"},{"key":"ref27","article-title":"The berkeley out-of-order machine (BOOM): An industry-competitive, synthesizable, parameterized RISC-V processor","volume-title":"Tech. Rep. UCB\/EECS-2015\u2013167","author":"Asanovic","year":"2015"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715007"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322229"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/44571.44577"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835968"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-008-0165-y"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008869915325"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/54.632882"},{"key":"ref35","article-title":"High speed image processing system using separate data processor and address generator","author":"Pfeiffer","year":"1991"},{"key":"ref36","article-title":"Address generator with controllable modulo power of two addressing capability","author":"Gove","year":"1997"},{"key":"ref37","article-title":"Address generator for interleaving data","author":"Pekarich","year":"2003"},{"key":"ref38","article-title":"Fast Fourier transform address generator","author":"Luo","year":"1996"},{"key":"ref39","first-page":"563","article-title":"Address generation unit as accelerator block in DSP","volume-title":"Proc. 10th Int. Conf. Telecommun. Modern Satellite Cable Broadcasting Services","volume":"2","author":"Ili\u0107"},{"key":"ref40","article-title":"Address generation unit for a processor","author":"Van Berkel","year":"2008"},{"key":"ref41","article-title":"ORCA-LVE: Embedded RISC-V with lightweight vector extensions","author":"Lemieux"},{"key":"ref42","article-title":"TinBiNN: Tiny binarized neural network overlay in about 5,000 4-LUTs and 5mW","volume-title":"CoRR","author":"Lemieux","year":"2016"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9321720\/09068465.pdf?arnumber=9068465","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T01:39:43Z","timestamp":1706060383000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9068465\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":41,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.2987314","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,2,1]]}}}