{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,17]],"date-time":"2026-05-17T03:10:35Z","timestamp":1778987435380,"version":"3.51.4"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Academic and Research Chair Engineering of Complex Systems"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021,3,1]]},"DOI":"10.1109\/tc.2020.2990229","type":"journal-article","created":{"date-parts":[[2020,4,28]],"date-time":"2020-04-28T00:10:57Z","timestamp":1588032657000},"page":"457-470","source":"Crossref","is-referenced-by-count":17,"title":["Generalized Mixed-Criticality Static Scheduling for Periodic Directed Acyclic Graphs on Multi-Core Processors"],"prefix":"10.1109","volume":"70","author":[{"given":"Roberto","family":"Medina","sequence":"first","affiliation":[{"name":"National Institute for Research in Computer Science and Control (Inria), Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Etienne","family":"Borde","sequence":"additional","affiliation":[{"name":"LTCI, T\u00e9l\u00e9com Paris, Institut polytechnique de Paris, Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Laurent","family":"Pautet","sequence":"additional","affiliation":[{"name":"LTCI, T\u00e9l\u00e9com Paris, Institut polytechnique de Paris, Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2019.00039"},{"key":"ref38","article-title":"Improving the schedulability and quality of service for federated scheduling of parallel mixed-criticality tasks on multiprocessors","author":"pathan","year":"2018","journal-title":"Proc Euromicro Conf Real-Time Syst"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2834848.2834873"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2015.38"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/BF01940883"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2759765"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-017-9281-8"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-015-9225-0"},{"key":"ref35","first-page":"73","article-title":"Mixed criticality scheduling in time-triggered legacy systems","author":"theis","year":"2013","journal-title":"Proc 1st Workshop Mixed Criticality Syst IEEE Real-Time Syst Symp"},{"key":"ref34","first-page":"79","article-title":"Schedule table generation for time-triggered mixed criticality systems","author":"theis","year":"2013","journal-title":"Proc Workshop Mixed Criticality Syst IEEE Real-Time Syst Symp"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2018.00042"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/CIT.2010.320"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2016.030"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-013-9197-x"},{"key":"ref13","article-title":"Implementing mixed criticality synchronous reactive systems upon multiprocessor platforms","author":"baruah","year":"2013"},{"key":"ref14","first-page":"217","article-title":"Directed acyclic graph scheduling for mixed-criticality systems","author":"medina","year":"2017","journal-title":"Proc Ada-Eur Int Conf Reliable Softw Technol"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1998.739743"},{"key":"ref16","first-page":"335","article-title":"Scheduling of time-triggered real-time systems","volume":"5","author":"schild","year":"2000","journal-title":"Operating Systems on the 90s and Beyond"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2015.18"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.4108\/ICST.SIMUTOOLS2010.8667"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-005-0507-9"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/S0020-0190(00)00165-4"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2834848.2834869"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2012.29"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3131347"},{"key":"ref6","first-page":"1271","article-title":"Availability enhancement and analysis for mixed-criticality systems on multi-core","author":"medina","year":"2018","journal-title":"Des Autom Test Eur"},{"key":"ref29","first-page":"166","article-title":"Global mixed-criticality scheduling on multiprocessors","author":"li","year":"2012","journal-title":"Proc Euromicro Conf Real-Time Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2594790"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.142"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2011.9"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/344588.344618"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2007.47"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2009.31"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-013-9184-2"},{"key":"ref21","first-page":"6","article-title":"Techniques for the synthesis of multiprocessor tasksets","author":"emberson","year":"2010","journal-title":"Proc Int Workshop Anal Tools Methodologies Embedded Real-time Syst"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2016.014"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2012.24"},{"key":"ref23","first-page":"49","article-title":"Multicriteria evaluation of partitioned EDF-VD for mixed-criticality systems upon identical processors","author":"rodriguez","year":"2013","journal-title":"Proc 1st Workshop Mixed Criticality Syst IEEE Real-Time Syst Symp"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926989"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2016.33"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9351819\/09079213.pdf?arnumber=9079213","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T11:29:52Z","timestamp":1643282992000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9079213\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3,1]]},"references-count":41,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.2990229","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,3,1]]}}}