{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:46:57Z","timestamp":1783036017325,"version":"3.54.6"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001871","name":"Fundao para a Cincia e a Tecnologia","doi-asserted-by":"publisher","award":["PTDC\/EEI-HAC\/30485\/2017"],"award-info":[{"award-number":["PTDC\/EEI-HAC\/30485\/2017"]}],"id":[{"id":"10.13039\/501100001871","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001871","name":"Fundao para a Cincia e a Tecnologia","doi-asserted-by":"publisher","award":["UID\/CEC\/50021\/2020"],"award-info":[{"award-number":["UID\/CEC\/50021\/2020"]}],"id":[{"id":"10.13039\/501100001871","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100010661","name":"Horizon 2020 Framework Programme","doi-asserted-by":"publisher","award":["826647"],"award-info":[{"award-number":["826647"]}],"id":[{"id":"10.13039\/100010661","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021,3,1]]},"DOI":"10.1109\/tc.2020.2990302","type":"journal-article","created":{"date-parts":[[2020,4,28]],"date-time":"2020-04-28T00:10:57Z","timestamp":1588032657000},"page":"483-494","source":"Crossref","is-referenced-by-count":8,"title":["Compiler-Assisted Data Streaming for Regular Code Structures"],"prefix":"10.1109","volume":"70","author":[{"given":"Nuno","family":"Neves","sequence":"first","affiliation":[{"name":"INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa Rua Alves Redol, 9, Lisboa, Portugal"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pedro","family":"Tomas","sequence":"additional","affiliation":[{"name":"INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa Rua Alves Redol, 9, Lisboa, Portugal"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nuno","family":"Roma","sequence":"additional","affiliation":[{"name":"INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa Rua Alves Redol, 9, Lisboa, Portugal"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","article-title":"HPCG benchmark: A new metric for ranking high performance computing systems","author":"dongarra","year":"2015"},{"key":"ref32","year":"2018"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339595"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2517327.2442523"},{"key":"ref37","first-page":"1999","article-title":"The PageRank citation ranking: Bringing order to the web","author":"page","year":"1999"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref35","first-page":"248966","article-title":"Intel 64 and IA-32 architectures optimization reference manual","author":"corporation","year":"2018"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446087"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835971"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749473"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2032916"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863738"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IA3.2018.00009"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863749"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798232"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798239"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830793"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304582"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2813885.2738003"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259046"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2654347"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2467288"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967948"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2671405"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00053"},{"key":"ref2","first-page":"179","article-title":"GRAPHITE: Polyhedral analyses and optimizations for GCC","author":"pop","year":"2006","journal-title":"Proc GCC Developers Summit"},{"key":"ref9","first-page":"1","article-title":"Access map pattern matching for high performance data cache prefetch","volume":"13","author":"ishii","year":"2011","journal-title":"J Instruction-Level Parallelism"},{"key":"ref1","article-title":"Polly-polyhedral optimization in LLVM","volume":"2011","author":"grosser","year":"2011","journal-title":"Proc 1st Int Workshop Polyhedral Compilation Techn"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"ref22","first-page":"1","article-title":"Spatial memory streaming","volume":"13","author":"somogyi","year":"2011","journal-title":"J Instruction-Level Parallelism"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830807"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2013.17"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00018"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2014.6903697"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2231101"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9351819\/09079187.pdf?arnumber=9079187","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T12:14:22Z","timestamp":1643199262000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9079187\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3,1]]},"references-count":37,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.2990302","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,3,1]]}}}