{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T01:51:24Z","timestamp":1783475484018,"version":"3.55.0"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100002367","name":"Chinese Academy of Sciences","doi-asserted-by":"publisher","award":["XDC02000000"],"award-info":[{"award-number":["XDC02000000"]}],"id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100009592","name":"Beijing Municipal Science and Technology Commission","doi-asserted-by":"publisher","award":["Z191100007119011"],"award-info":[{"award-number":["Z191100007119011"]}],"id":[{"id":"10.13039\/501100009592","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021,7,1]]},"DOI":"10.1109\/tc.2020.2997555","type":"journal-article","created":{"date-parts":[[2020,5,26]],"date-time":"2020-05-26T19:48:30Z","timestamp":1590522510000},"page":"963-978","source":"Crossref","is-referenced-by-count":3,"title":["Exploiting Security Dependence for Conditional Speculation Against Spectre Attacks"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3672-6463","authenticated-orcid":false,"given":"Lutan","family":"Zhao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5109-3495","authenticated-orcid":false,"given":"Peinan","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9215-7632","authenticated-orcid":false,"given":"Rui","family":"Hou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9799-2920","authenticated-orcid":false,"given":"Michael C.","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5091-8464","authenticated-orcid":false,"given":"Peng","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lixin","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dan","family":"Meng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","first-page":"1","article-title":"LazyFP: Leaking FPU register state using microarchitectural side-channels","author":"stecklina","year":"2018","journal-title":"CoRR"},{"key":"ref38","article-title":"Vulnerability of speculative processors to cache timing side-channel mechanism","year":"2018"},{"key":"ref33","article-title":"The rocket chip generator","author":"asanovi?","year":"2016"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080222"},{"key":"ref31","article-title":"Scheduling operations using a dependency matrix","author":"henstrom","year":"2003"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2376112"},{"key":"ref37","article-title":"Fallout: Reading kernel writes from user space","author":"minkin","year":"2019","journal-title":"CoRR"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00087"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354252"},{"key":"ref34","first-page":"991","article-title":"FORESHADOW: Extracting the keys to the intel SGX kingdom with transient out-of-order execution","author":"van bulck","year":"2018","journal-title":"Proc 27th USENIX Secur Symp"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-29959-0_14"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363194"},{"key":"ref2","first-page":"973","article-title":"Meltdown: Reading kernel memory from user space","author":"lipp","year":"2018","journal-title":"Proc 27th USENIX Secur Symp"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"ref20","first-page":"1","article-title":"Spectre returns! speculation attacks using the return stack buffer","author":"koruyeh","year":"2018","journal-title":"12th USENIX Workshop Offensive Technol"},{"key":"ref22","article-title":"Speculose: Analyzing the Security Implications of Speculative Execution in CPUs","author":"maisuradze","year":"2018","journal-title":"CoRR"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243761"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"ref23","first-page":"719","article-title":"FLUSH+RELOAD: A high resolution, low noise, L3 cache side-channel attack","author":"yarom","year":"2014","journal-title":"Proc USENIX Conf Secur Symp"},{"key":"ref26","article-title":"Flush+Flush: A stealthier last-level cache attack","author":"gruss","year":"2015","journal-title":"CoRR"},{"key":"ref25","first-page":"897","article-title":"Cache template attacks: Automating attacks on inclusive last-level caches","author":"gruss","year":"2015","journal-title":"Proc Usenix Secur Symp"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322216"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358306"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358274"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2019.00020"},{"key":"ref10","article-title":"Software techniques for managing speculation on AMD processors (Rev.1.24.18)","year":"2018"},{"key":"ref11","article-title":"speculative execution, variants 4: speculative store bypass","author":"horn","year":"2018"},{"key":"ref40","article-title":"Mitigation overview for potential side channel cache exploits in linux (Rev.2.0)","year":"2018"},{"key":"ref12","article-title":"Cache speculation side-channels (Ver.2.4)","year":"2018"},{"key":"ref13","article-title":"Retpoline: A branch target injection mitigation (Rev.003)","year":"2018"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-62105-0_11"},{"key":"ref15","article-title":"Untrusted code mitigations","author":"bynens","year":"2018"},{"key":"ref16","article-title":"Engineering new protections into hardware","year":"2018"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00042"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP.2019.00020"},{"key":"ref19","first-page":"1","article-title":"Speculative buffer overflows: Attacks and defenses","author":"kiriansky","year":"2018","journal-title":"CoRR"},{"key":"ref4","first-page":"1","article-title":"MeltdownPrime and SpectrePrime: Automatically-synthesized attacks exploiting invalidation-based coherence protocols","author":"trippel","year":"2018","journal-title":"CoRR"},{"key":"ref3","first-page":"119","article-title":"Buffer overflows: Attacks and defenses for the vulnerability of the decade","author":"cowan","year":"2000","journal-title":"Proc DARPA Inf Survivability Conf Expo"},{"key":"ref6","article-title":"A Primer on the meltdown & spectre hardware security design flaws and their important implications","author":"hill","year":"2018","journal-title":"Computer Architecture Today"},{"key":"ref5","first-page":"621","article-title":"SPOILER: Speculative load hazards boost rowhammer and cache attacks","author":"islam","year":"2019","journal-title":"Proc 28th USENIX Secur Symp"},{"key":"ref8","first-page":"249","article-title":"A systematic evaluation of transient execution attacks and defenses","author":"canella","year":"2019","journal-title":"Proc 28th USENIX Secur Symp"},{"key":"ref7","first-page":"1","article-title":"On the implications of the meltdown & spectre design flaws","author":"hill","year":"2018","journal-title":"Proc Int Symp Comput Architecture Panel"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304060"},{"key":"ref9","article-title":"Intel analysis of speculative execution side channels (Rev.4.0)","year":"2018"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358314"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317903"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317914"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00083"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173204"},{"key":"ref41","article-title":"oo7: Low-overhead defense against spectre attacks via binary analysis","author":"wang","year":"2018","journal-title":"CoRR"},{"key":"ref44","first-page":"1","article-title":"SPECCFI: Mitigating spectre attacks using CFI informed speculation","author":"koruyeh","year":"2019","journal-title":"CoRR"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00058"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9449633\/09099989.pdf?arnumber=9099989","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T20:00:34Z","timestamp":1639771234000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9099989\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7,1]]},"references-count":53,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.2997555","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,7,1]]}}}