{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,19]],"date-time":"2025-09-19T07:02:18Z","timestamp":1758265338419,"version":"3.37.3"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["SPP-1500"],"award-info":[{"award-number":["SPP-1500"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021,7,1]]},"DOI":"10.1109\/tc.2020.3006571","type":"journal-article","created":{"date-parts":[[2020,7,2]],"date-time":"2020-07-02T20:34:56Z","timestamp":1593722096000},"page":"1106-1119","source":"Crossref","is-referenced-by-count":14,"title":["Longevity Framework: Leveraging Online Integrated Aging-Aware Hierarchical Mapping and VF-Selection for Lifetime Reliability Optimization in Manycore Processors"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5439-1885","authenticated-orcid":false,"given":"Vijeta","family":"Rathore","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1358-0107","authenticated-orcid":false,"given":"Vivek","family":"Chaturvedi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2056-0569","authenticated-orcid":false,"given":"Amit K.","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Thambipillai","family":"Srikanthan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2607-8135","authenticated-orcid":false,"given":"Muhammad","family":"Shafique","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"91","article-title":"Sniper: Scalable and accurate parallel multi-core simulation","author":"heirman","year":"2012","journal-title":"Proc 8th Int Summer School Adv Comput Archit Compilation High-Perform Embedded Syst"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593180"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273518"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CODESISSS.2015.7331370"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0441"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090885"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798265"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.023"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337370"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034076"},{"key":"ref10","article-title":"Combined DVFS and mapping exploration for lifetime and soft-error susceptibility improvement in MPSoCs","author":"das","year":"2014","journal-title":"Proc Conf Des Autom Test Eur"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902996"},{"key":"ref12","first-page":"854","article-title":"A Lifetime-Aware Runtime Mapping Approach for Many-Core Systems in the Dark Silicon Era","author":"mohammad-hashem haghbayan","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.132"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2691009"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0454"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840898"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509650"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451925"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.149"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.30"},{"key":"ref4","first-page":"399","article-title":"NBTI tolerant microarchitecture design in the presence of process variation","author":"fu","year":"2008","journal-title":"Proc 41st Annu IEEE\/ACM Int Symp Microarchit"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763052"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372567"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593229"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.158"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747938"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006725"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744849"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488857"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2100531"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311888"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450548"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722173"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2017.8094579"},{"key":"ref21","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"2008","journal-title":"Proc IEEE 14th Int Symp High Perform Comput Archit"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2012.08.002"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342153"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757354"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653583"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2007.26"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085457"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2735967"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9449633\/09132642.pdf?arnumber=9132642","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T20:46:43Z","timestamp":1635281203000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9132642\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7,1]]},"references-count":45,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.3006571","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2021,7,1]]}}}