{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:36:48Z","timestamp":1780443408847,"version":"3.54.1"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2018R1A2B200527713"],"award-info":[{"award-number":["2018R1A2B200527713"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2019R1G1A1003780"],"award-info":[{"award-number":["2019R1G1A1003780"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002649","name":"Yeungnam University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002649","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021,7,1]]},"DOI":"10.1109\/tc.2020.3010062","type":"journal-article","created":{"date-parts":[[2020,7,17]],"date-time":"2020-07-17T20:34:28Z","timestamp":1595018068000},"page":"1132-1145","source":"Crossref","is-referenced-by-count":8,"title":["CID: Co-Architecting Instruction Cache and Decompression System for Embedded Systems"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1744-1393","authenticated-orcid":false,"given":"Jinkwon","family":"Kim","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7842-125X","authenticated-orcid":false,"given":"Seokin","family":"Hong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4541-2255","authenticated-orcid":false,"given":"Jeongkyu","family":"Hong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5106-8409","authenticated-orcid":false,"given":"Soontae","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","article-title":"Drampower: Open-source dram power & energy estimation tool","volume":"22","author":"chandrasekar","year":"2012"},{"key":"ref38","article-title":"Xccela flash memory","year":"2019"},{"key":"ref33","article-title":"A5 processor","author":"cortex","year":"2010"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744314"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/88616.88621"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/BF01588971"},{"key":"ref37","article-title":"Synopsys","year":"2019"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105405"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3138805"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383095"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020989"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147086"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1145\/2370816.2370870","article-title":"Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches","author":"gennady pekhimenko","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref14","article-title":"Frequent pattern compression: A significance-based compression scheme for L2 caches","author":"alameldeen","year":"2004"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3243176.3243182"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645810"},{"key":"ref17","first-page":"218","article-title":"Reducing code size with run-time decompression","author":"lefurgy","year":"2000","journal-title":"Proc Int Symp High-Perform Comput Arch"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917563"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2394364"},{"key":"ref28","first-page":"9","volume":"7","author":"aho","year":"1986","journal-title":"Compilers Principles Techniques"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333716"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991105"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2349503"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.697002"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2015.2505901"},{"key":"ref8","first-page":"34","article-title":"Design of an one-cycle decompression hardware for performance increase in embedded systems","author":"lekatsas","year":"2002","journal-title":"Proc ACM 39th Annu Des Autom Conf"},{"key":"ref7","first-page":"21","article-title":"Codepack: Code compression for powerpc processors","volume":"5","author":"game","year":"2000","journal-title":"MicroNews"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2647592"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775912"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.17487\/rfc7228"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-59870-3_28"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502244"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.7"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/40.464580"},{"key":"ref21","article-title":"Reducing instruction cache energy using gated wordlines","author":"panich","year":"1999"},{"key":"ref42","first-page":"1","article-title":"Area-efficient error protection for caches","volume":"1","author":"kim","year":"2006","journal-title":"Proc Des Autom Test Eur Conf"},{"key":"ref24","article-title":"Mips16: High-density MIPS for the embedded market","author":"kissell","year":"1997","journal-title":"Silicon Graphics MIPS Group"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871570"},{"key":"ref23","article-title":"ARM architecture reference manual, ARMV7-A and ARMV7-R edition","author":"holdings","year":"2014"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2525994"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155670"},{"key":"ref43","first-page":"25","article-title":"Skinflint DRAM system: Minimizing DRAM chip writes for low power","author":"lee","year":"2013","journal-title":"Proc IEEE 19th Int Symp High Perform Comput Archit"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/566225.513840"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9449633\/09143415.pdf?arnumber=9143415","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T20:46:54Z","timestamp":1635281214000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9143415\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7,1]]},"references-count":46,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.3010062","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,7,1]]}}}