{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:45:04Z","timestamp":1761324304115,"version":"3.37.3"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2021,9,1]],"date-time":"2021-09-01T00:00:00Z","timestamp":1630454400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021,9,1]]},"DOI":"10.1109\/tc.2020.3010855","type":"journal-article","created":{"date-parts":[[2020,7,21]],"date-time":"2020-07-21T20:59:20Z","timestamp":1595365160000},"page":"1412-1426","source":"Crossref","is-referenced-by-count":6,"title":["Hardware Acceleration of Hash Operations in Modern Microprocessors"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6859-4621","authenticated-orcid":false,"given":"Abbas A.","family":"Fairouz","sequence":"first","affiliation":[]},{"given":"Monther","family":"Abusultan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2916-7694","authenticated-orcid":false,"given":"Viacheslav V.","family":"Fedorov","sequence":"additional","affiliation":[]},{"given":"Sunil P.","family":"Khatri","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"ref39"},{"year":"0","key":"ref38","article-title":"Free PDK 45nm"},{"year":"0","key":"ref33"},{"key":"ref32","first-page":"974","article-title":"Different types of SRAM chips for power reduction: A survey","author":"shedge","year":"2016","journal-title":"Proc 3rd Int Conf Comput Sustain Global Develop"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228593"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICIEV.2016.7760094"},{"year":"0","key":"ref36"},{"year":"0","key":"ref35"},{"year":"0","key":"ref34"},{"key":"ref10","first-page":"2917","article-title":"ASIC hardware implementations for 512-bit hash function Whirlpool","author":"satoh","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SSCI.2015.174"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PDCAT.2006.104"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IHMSC.2016.94"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MECO.2015.7181868"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SSD.2015.7348105"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2016.25"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DCC.2016.23"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2015.149"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.28"},{"year":"0","key":"ref28"},{"year":"0","key":"ref4"},{"article-title":"Memcached","year":"0","author":"interactive","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.641938"},{"year":"0","key":"ref6"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1145\/1454115.1454128","article-title":"The PARSEC benchmark suite: Characterization and architectural implications","author":"bienia","year":"2008","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ANCS.2011.32"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICON.2013.6781990"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060451"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/cp.2010.0478"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753316"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1882486.1882521"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/2.30732"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-83056-3"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.913752"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.1991.131495"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010523"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9508207\/09145631.pdf?arnumber=9145631","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,4]],"date-time":"2023-10-04T16:28:50Z","timestamp":1696436930000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9145631\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,1]]},"references-count":39,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.3010855","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2021,9,1]]}}}