{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,18]],"date-time":"2026-07-18T19:41:00Z","timestamp":1784403660227,"version":"3.55.0"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Strategic Priority Research Program of Chinese Academy of Sciences","award":["XDC02010200"],"award-info":[{"award-number":["XDC02010200"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2020,11,1]]},"DOI":"10.1109\/tc.2020.3011748","type":"journal-article","created":{"date-parts":[[2020,7,24]],"date-time":"2020-07-24T20:34:51Z","timestamp":1595622891000},"page":"1571-1583","source":"Crossref","is-referenced-by-count":16,"title":["Built-in Security Computer: Deploying Security-First Architecture Using Active Security Processor"],"prefix":"10.1109","volume":"69","author":[{"given":"Dan","family":"Meng","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9215-7632","authenticated-orcid":false,"given":"Rui","family":"Hou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gang","family":"Shi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bibo","family":"Tu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aimin","family":"Yu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ziyuan","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaoqi","family":"Jia","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yu","family":"Wen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yun","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1966913.1966919"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2133375.2133377"},{"key":"ref33","article-title":"Remote security exploit in all 2008+ Intel platforms","author":"demerjian","year":"2017"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4302-6572-6"},{"key":"ref31","article-title":"Trusted platform module main specification, Part 1: Design principles, Part 2: TPM structures, Part 3: Commands","author":"group","year":"2003"},{"key":"ref30","first-page":"111","article-title":"IRONHIDE: A secure multicore that efficiently mitigates microarchitecture state attacks for interactive applications","author":"hamza","year":"2020","journal-title":"Proc IEEE Int Symp High Perform Comput Archit"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/j.cose.2017.03.013"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2857705.2857722"},{"key":"ref35","article-title":"Security-first architecture: Deploying physically isolated active security processors for safeguarding the future of computing","volume":"1","author":"dan","year":"2018","journal-title":"Cybersecurity"},{"key":"ref34","article-title":"Security issue found in AMD's Platform Security Processor","author":"millman","year":"2018"},{"key":"ref10","first-page":"549","article-title":"ARMageddon: Cache attacks on mobile devices","author":"lipp","year":"2016","journal-title":"Proc 25th Usenix Security Symp"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00083"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354197"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-22744-9_17"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/iet-sen.2013.0020"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2013.2242890"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2540634"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322246"},{"key":"ref18","first-page":"83","article-title":"A novel cache architecture with enhanced performance and security","author":"wang","year":"2008","journal-title":"Proc 41st Annu IEEE\/ACM Int Symp Microarchit"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref28","first-page":"857","article-title":"Sanctum: Minimal hardware extensions for strong software isolation","author":"costan","year":"2016","journal-title":"Proc 25th Usenix Security Symp"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3134038"},{"key":"ref27","first-page":"549","article-title":"ARMageddon: Cache attacks on mobile devices","author":"lipp","year":"2016","journal-title":"Proc 25th Usenix Security Symp"},{"key":"ref3","first-page":"557","article-title":"Inferring fine-grained control flow inside SGX enclaves with branch shadowing","author":"lee","year":"2017","journal-title":"Proc 26th USENIX Secur Symp"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2897845.2897885"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358310"},{"key":"ref5","first-page":"640","article-title":"Controlled-channel attacks: Deterministic side channels for untrusted operating systems","author":"yuanzhong","year":"2015","journal-title":"Proc IEEE Symp Security Privacy"},{"key":"ref8","article-title":"Intel software guard extensions (Intel SGX)","year":"2015"},{"key":"ref7","first-page":"1041","article-title":"Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution","author":"bulck","year":"2017","journal-title":"Proc 26th USENIX Security Symp"},{"key":"ref2","article-title":"Software grand exposure: SGX cache attacks are practical","author":"brasser","year":"2017","journal-title":"Proc USENIX Workshop Offensive Technol"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.11"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-60876-1_1"},{"key":"ref20","first-page":"427","article-title":"Dynamically finding minimal eviction sets can be quicker than you think for side-channel attacks against the LLC","author":"song","year":"2019","journal-title":"Proc Int Symp Res Attacks Intrusions Defenses"},{"key":"ref45","first-page":"572","article-title":"NDA: Preventing speculative execution attacks at their source","author":"weisse","year":"0","journal-title":"Proc 52nd Annu IEEE\/ACM Int Symp Microarchi"},{"key":"ref22","year":"2019"},{"key":"ref21","year":"2019"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00043"},{"key":"ref24","article-title":"TrustZone: Integrated hardware and software security-enabling trusted computing in embedded systems (July 2004)","author":"alves","year":"2014"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"ref23","first-page":"279","article-title":"lmbench: Portable tools for performance analysis","author":"mcvoy","year":"1996","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317903"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-22038-9_9"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00042"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP.2019.00020"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9216709\/09146995.pdf?arnumber=9146995","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:06:07Z","timestamp":1651068367000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9146995\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,1]]},"references-count":45,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.3011748","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,11,1]]}}}