{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T11:17:29Z","timestamp":1767093449370,"version":"3.37.3"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2021,9,1]],"date-time":"2021-09-01T00:00:00Z","timestamp":1630454400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Singapore Ministry of Education Academic Research Fund","award":["T1 251RES1905"],"award-info":[{"award-number":["T1 251RES1905"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021,9,1]]},"DOI":"10.1109\/tc.2020.3013567","type":"journal-article","created":{"date-parts":[[2020,8,3]],"date-time":"2020-08-03T21:31:53Z","timestamp":1596490313000},"page":"1484-1497","source":"Crossref","is-referenced-by-count":10,"title":["Power-Efficient Heterogeneous Many-Core Design With NCFET Technology"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1044-7231","authenticated-orcid":false,"given":"Sami","family":"Salamin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5989-2950","authenticated-orcid":false,"given":"Martin","family":"Rapp","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5813-7021","authenticated-orcid":false,"given":"Anuj","family":"Pathania","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9201-413X","authenticated-orcid":false,"given":"Arka","family":"Maity","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9602-2922","authenticated-orcid":false,"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4136-4188","authenticated-orcid":false,"given":"Tulika","family":"Mitra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5649-3102","authenticated-orcid":false,"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2018.2866594"},{"year":"0","key":"ref38"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465560"},{"article-title":"BOOM V2: An open-source out-of-order RISC-V core","year":"2017","author":"celio","key":"ref31"},{"article-title":"The RISC-V instruction set manual","year":"2014","author":"waterman","key":"ref30"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2614436"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref35","first-page":"30","article-title":"A survey on Amdahl's law extension in multicore architectures","volume":"3","author":"al-babtain","year":"2013","journal-title":"Int J New Comput Archit Appl"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.494"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2016.7599584"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2009.05.002"},{"key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2644865.2541974"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853197"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00072"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268393"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009170"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872414"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614510"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785551"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2008.18"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2870916"},{"year":"2008","key":"ref29","article-title":"OpenSPARC&#x2122; T1 microarchitecture specification"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-017-0010-1"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2884518"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2916494"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1021\/nl071804g"},{"article-title":"The rocket chip generator","year":"2016","author":"asanovi?","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-018-0854-z"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317880"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.75"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824802"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714974"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.40"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445577"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2347353"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.13140\/RG.2.2.30957.69601"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.023"},{"year":"2019","key":"ref43"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.asej.2015.08.010"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9508207\/09154555.pdf?arnumber=9154555","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:05:02Z","timestamp":1642003502000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9154555\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,1]]},"references-count":44,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.3013567","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2021,9,1]]}}}