{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:59:13Z","timestamp":1740131953544,"version":"3.37.3"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Scientific Research Foundation for the Returned Overseas Chinese Scholars State Education Ministry"},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61974018"],"award-info":[{"award-number":["61974018"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004829","name":"Department of Science and Technology of Sichuan Province","doi-asserted-by":"publisher","award":["2018GZDZX0002"],"award-info":[{"award-number":["2018GZDZX0002"]}],"id":[{"id":"10.13039\/501100004829","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/tc.2020.3015711","type":"journal-article","created":{"date-parts":[[2020,8,11]],"date-time":"2020-08-11T22:03:44Z","timestamp":1597183424000},"page":"1-1","source":"Crossref","is-referenced-by-count":3,"title":["Runtime Performance Optimization of 3-D Microprocessors in Dark Silicon"],"prefix":"10.1109","author":[{"given":"Hai","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenjie","family":"Qi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diya","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Letian","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"He","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2019.2960414"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2915316"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0900"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.12"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3363185"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2707119"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2778066"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.03.011"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714974"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2935446"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICIST.2018.8426111"},{"key":"ref27","first-page":"80","article-title":"Temperature aware thread migration in 3D architecture with stacked DRAM","author":"zhao","year":"2013","journal-title":"Proc Int Symp Quality Electron Des"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2540069"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397268"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744916"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2101371"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2805683"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763053"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228477"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TENCONSpring.2013.6584424"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2245276.2232035"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.64"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783325"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2311798"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.50"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.90"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2875986"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2564969"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.17"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090885"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2877019"},{"key":"ref18","first-page":"7","article-title":"The rise and fall of dark silicon","volume":"37","author":"hardavellas","year":"2012","journal-title":"USENIX"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488949"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2952542"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.127"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.192"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2624284"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/2480741.2480749"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2019.01.003"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2489216"},{"article-title":"Benchmarking modern multiprocessors","year":"2011","author":"bienia","key":"ref45"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450125"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.10.005"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.187"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2442087.2442099"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445577"},{"key":"ref43","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/4358213\/09165172.pdf?arnumber=9165172","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:05:00Z","timestamp":1642003500000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9165172\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":50,"URL":"https:\/\/doi.org\/10.1109\/tc.2020.3015711","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2020]]}}}