{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T21:19:16Z","timestamp":1771535956084,"version":"3.50.1"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/EU.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/tc.2020.3023169","type":"journal-article","created":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T20:53:36Z","timestamp":1599771216000},"page":"1-1","source":"Crossref","is-referenced-by-count":28,"title":["The HPC-DAG Task Model for Heterogeneous Real-Time Systems"],"prefix":"10.1109","author":[{"given":"Zahaf","family":"Houssam-Eddine","sequence":"first","affiliation":[]},{"given":"Nicola","family":"Capodieci","sequence":"additional","affiliation":[]},{"given":"Roberto","family":"Cavicchioli","sequence":"additional","affiliation":[]},{"given":"Giuseppe","family":"Lipari","sequence":"additional","affiliation":[]},{"given":"Marko","family":"Bertogna","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2017.8247615"},{"key":"ref33","article-title":"Primitive level preemption using discrete non-real-time and real time pipelines","author":"acharya","year":"2019"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3229710.3229725"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3093315.3037742"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3155284.3018748"},{"key":"ref37","first-page":"19:1","article-title":"Protecting real-time GPU kernels on integrated CPU-GPU SoC platforms","author":"ali","year":"2018","journal-title":"Proc Euromicro Conf Real-Time Syst"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3394810.3394826"},{"key":"ref35","first-page":"6","article-title":"Techniques for the synthesis of multiprocessor tasksets","author":"emberson","year":"2010","journal-title":"Proc 1st Int Workshop Anal Tools Methodologies Embedded Real-time Syst"},{"key":"ref34","article-title":"The compute architecture of intel processor graphics gen9","volume":"14","author":"junkins","year":"2015","journal-title":"Paper Aug"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2013.11.011"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/BF01995675"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/EMSOFT.2015.7318254"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.5626\/JCSE.2008.2.1.074"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/32.637146"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2010.19"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.15"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2016.7509443"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.23"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2584064"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2018.10.005"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EMSOFT.2015.7318254"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/EMSOFT.2018.8537220"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2018.00021"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2909886"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/SNPD.2012.53"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.133"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2997465.2997475"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2017.01.002"},{"key":"ref2","article-title":"Generating and exploiting deep learning variants to increase heterogeneous resource utilization in the nvidia xavier","volume":"23","author":"pujol","year":"2019","journal-title":"Proc Euromicro Conf Real-Time Syst"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.comcom.2004.05.006"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPA\/IUCC.2017.00087"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2516821.2516836"},{"key":"ref22","article-title":"Real-time scheduling of parallel tasks under a general DAG model","author":"saifullah","year":"2012"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2011.27"},{"key":"ref24","first-page":"1684","article-title":"The SynDEx software environment for real-time distributed systems, design and implementation","author":"lavarenne","year":"1991","journal-title":"Proc Eur Control Conf"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/STA.2014.7086726"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2013.257"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2013.11.011"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/4358213\/09194289.pdf?arnumber=9194289","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:59Z","timestamp":1642003499000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9194289\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/tc.2020.3023169","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}