{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:27:34Z","timestamp":1787012854675,"version":"build-2736575974"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2016YFB1000503"],"award-info":[{"award-number":["2016YFB1000503"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Foundation of Science of China","award":["61572062"],"award-info":[{"award-number":["61572062"]}]},{"name":"National Foundation of Science of China","award":["61732002"],"award-info":[{"award-number":["61732002"]}]},{"name":"Academic Excellence Foundation"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021,11,1]]},"DOI":"10.1109\/tc.2020.3026043","type":"journal-article","created":{"date-parts":[[2020,9,23]],"date-time":"2020-09-23T16:43:01Z","timestamp":1600879381000},"page":"1804-1816","source":"Crossref","is-referenced-by-count":5,"title":["MIPSGPU: Minimizing Pipeline Stalls for GPUs With Non-Blocking Execution"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2602-9798","authenticated-orcid":false,"given":"Chao","family":"Yu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2544-3989","authenticated-orcid":false,"given":"Yuebin","family":"Bai","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2741-6033","authenticated-orcid":false,"given":"Rui","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566447"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485951"},{"key":"ref31","article-title":"Parboil: A revised benchmark suite for scientific and commercial throughput computing","author":"stratton","year":"0"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454152"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056023"},{"key":"ref36","first-page":"81","article-title":"Bypass and insertion algorithms for exclusive last-level caches","author":"gaur","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.62"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"ref10","article-title":"NVIDIA Tesla V100 GPU Architecture","year":"2017"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155656"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835939"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830813"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830784"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.59"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00037"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00073"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3280849"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2017.106"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.44"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807598"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339595"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750418"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001158"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00021"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872368"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322222"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080239"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.11"},{"key":"ref9","article-title":"NVIDIA's next generation CUDA compute architecture: Fermi","year":"2009"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.31"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749714"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322235"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446062"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183532"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897966"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024407"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3291050"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253246"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835955"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.43"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798281"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9562753\/09204796.pdf?arnumber=9204796","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T17:25:51Z","timestamp":1647278751000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9204796\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,1]]},"references-count":46,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.3026043","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,11,1]]}}}