{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:10:12Z","timestamp":1780675812901,"version":"3.54.1"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100010661","name":"Horizon 2020 Framework Programme","doi-asserted-by":"publisher","award":["732631"],"award-info":[{"award-number":["732631"]}],"id":[{"id":"10.13039\/100010661","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021,11,1]]},"DOI":"10.1109\/tc.2020.3027900","type":"journal-article","created":{"date-parts":[[2020,10,7]],"date-time":"2020-10-07T19:41:59Z","timestamp":1602099719000},"page":"1845-1860","source":"Crossref","is-referenced-by-count":79,"title":["Snitch: A Tiny Pseudo Dual-Issue Processor for Area and Energy Efficient Execution of Floating-Point Intensive Workloads"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8194-6521","authenticated-orcid":false,"given":"Florian","family":"Zaruba","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9923-5031","authenticated-orcid":false,"given":"Fabian","family":"Schuiki","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Torsten","family":"Hoefler","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","article-title":"Computelibrary","author":"charles","year":"2020"},{"key":"ref32","first-page":"1","article-title":"CUBLAS library programming guide","volume":"1","author":"nvidia","year":"2007","journal-title":"NVIDIA Corporation edit"},{"key":"ref31","first-page":"1","article-title":"Nvidia’s Xavier SoC","author":"ditty","year":"2018","journal-title":"Proc Hot Chips A Symp High Perform Chips"},{"key":"ref30","article-title":"Scrambled linear pseudorandom number generators","author":"blackman","year":"2018"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.445"},{"key":"ref36","first-page":"1","article-title":"Fujitsu high performance CPU for the post-K computer","volume":"30","author":"yoshida","year":"2018","journal-title":"Hot Chips"},{"key":"ref35","first-page":"1","year":"0"},{"key":"ref34","article-title":"OpenBLAS","author":"xianyi","year":"2012"},{"key":"ref10","first-page":"1","article-title":"Intel AVX-512 instructions and their use in the implementation of math functions","author":"cornea","year":"2015","journal-title":"Intel Corporation"},{"key":"ref11","first-page":"1","article-title":"Neon technology introduction","volume":"4","author":"reddy","year":"2008","journal-title":"ARM Corporation"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.35"},{"key":"ref14","first-page":"530","article-title":"Ara: A 1 GHz+ Scalable and Energy-Efficient RISC-V Vector Processor with Multi-Precision Floating Point Support in 22 nm FD-SOI","volume":"28","author":"cavalcante","year":"2019"},{"key":"ref15","article-title":"Tesla V100 GPU Architecture Whitepaper","year":"2019"},{"key":"ref16","article-title":"Dissecting the nvidia volta GPU architecture via microbenchmarking","author":"jia","year":"2018"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2987314"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/233551.233553"},{"key":"ref19","article-title":"Intel 64 and IA-32 architectures software developer’s manual","author":"corporation","year":"0"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2934495.2934497"},{"key":"ref4","author":"hennessy","year":"2011","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref27","article-title":"RISC-V Vector Intrinsics","year":"2020"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446051"},{"key":"ref6","article-title":"SonicBOOM: The 3rd generation berkeley out-of-order machine","author":"zhao","year":"0"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218661"},{"key":"ref5","article-title":"BOOMv2: An open-source out-of-order RISC-V core","author":"celio","year":"2017"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063113"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00023"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2949807"},{"key":"ref20","first-page":"2","article-title":"CPU and instruction set reference-guide (rev. c)","volume":"5","year":"2004","journal-title":"Texas lnstruments"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.2200\/S00309ED1V01Y201011CAC012"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3199848"},{"key":"ref24","first-page":"95","article-title":"A 0.80pJ\/flop, 1.24tTflop\/sW 8-to-64 bit transprecision floating-point unit for a 64 bit RISC-V processor in 22nm FD-SOI","author":"mach","year":"2019","journal-title":"Proc IFIP Int Conf Very Large-Scale Integr"},{"key":"ref23","article-title":"RISC-V formal verification framework","author":"wolf","year":"2019"},{"key":"ref26","article-title":"RISC-V vector extension","year":"2020"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2876312"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9562753\/09216552.pdf?arnumber=9216552","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T21:25:47Z","timestamp":1647293147000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9216552\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,1]]},"references-count":37,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.3027900","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,11,1]]}}}