{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:44:01Z","timestamp":1783035841521,"version":"3.54.6"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021,11,1]]},"DOI":"10.1109\/tc.2020.3029682","type":"journal-article","created":{"date-parts":[[2020,10,12]],"date-time":"2020-10-12T20:06:33Z","timestamp":1602533193000},"page":"1928-1941","source":"Crossref","is-referenced-by-count":35,"title":["Remote Control: A Simple Deadlock Avoidance Scheme for Modular Systems-on-Chip"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0313-7526","authenticated-orcid":false,"given":"Pritam","family":"Majumder","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0855-2443","authenticated-orcid":false,"given":"Sungkeun","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4011-6668","authenticated-orcid":false,"given":"Jiayi","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3130-1434","authenticated-orcid":false,"given":"Ki Hwan","family":"Yum","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eun Jung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000096"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.61"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/71.219761"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771803"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.19"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080253"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000113"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1228510"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.1997.634510"},{"key":"ref11","article-title":"Die stacking is happening","author":"black","year":"2013","journal-title":"Proc Int Symp Microarchitecture"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203849"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.61"},{"key":"ref14","article-title":"High-bandwidth chip-to-chip interfaces: 3D stacking, interposers and optical I\/O","author":"beyne","year":"2013","journal-title":"IMEC Tech Forum"},{"key":"ref15","article-title":"High-bandwidth chip-to-chip interfaces: 3D stacking, interposers and optical I\/O","author":"beyne","year":"2013","journal-title":"IMEC Technology Forum Taiwan"},{"key":"ref16","year":"0"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753324"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/71.970556"},{"key":"ref19","article-title":"Efficient microarchitecture for network-on-chip routers","author":"becker","year":"2012"},{"key":"ref28","article-title":"SCALE-sim: Systolic CNN accelerator simulator","author":"samajdar","year":"2018"},{"key":"ref4","author":"dally","year":"1988","journal-title":"Deadlock-free message routing in multiprocessor interconnection networks"},{"key":"ref27","year":"2017"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2015.2511626"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00066"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00064"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2012.46"},{"key":"ref1","article-title":"Common heterogeneous integration and ip reuse strategies (chips)","author":"green","year":"0"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Architecture News"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.2295523"},{"key":"ref22","article-title":"The AMD gem5 APU simulator: Modeling heterogeneous systems in gem5","author":"beckmann","year":"2015","journal-title":"MICRO Tut"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1999.797388"},{"key":"ref24","article-title":"HCC sample applications, GitHub repository","year":"2016"},{"key":"ref41","article-title":"Routing messages through networks: An exercise in deadlock avoidance","author":"roscoe","year":"1987"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844484"},{"key":"ref44","first-page":"366","article-title":"Worm-bubble flow control","author":"chen","year":"2013","journal-title":"Proc IEEE 19th Int Symp High Perform Comput Architecture"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1145\/1454115.1454128","article-title":"The PARSEC benchmark suite: Characterization and architectural implications","author":"bienia","year":"2008","journal-title":"Proc Int Conf Parallel Architectures and Compilation Techniques"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.2001.1746"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9562753\/09220969.pdf?arnumber=9220969","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,9]],"date-time":"2023-10-09T16:00:30Z","timestamp":1696867230000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9220969\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,1]]},"references-count":45,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.3029682","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,11,1]]}}}