{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T08:51:17Z","timestamp":1790844677243,"version":"4.1.0"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021,11,1]]},"DOI":"10.1109\/tc.2020.3033163","type":"journal-article","created":{"date-parts":[[2020,10,22]],"date-time":"2020-10-22T19:46:40Z","timestamp":1603396000000},"page":"1962-1975","source":"Crossref","is-referenced-by-count":16,"title":["A Voting Approach for Adaptive Network-on-Chip Power-Gating"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4011-6668","authenticated-orcid":false,"given":"Jiayi","family":"Huang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shilpa","family":"Bhosekar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1094-485X","authenticated-orcid":false,"given":"Rahul","family":"Boyapati","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ningyuan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Byul","family":"Hur","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3130-1434","authenticated-orcid":false,"given":"Ki Hwan","family":"Yum","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eun Jung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"278","DOI":"10.1145\/146628.140384","article-title":"The turn model for adaptive routing","author":"glass","year":"1992","journal-title":"Proc Int Symp Comput Archit"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2016.7579326"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2974058"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.273"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2522968.2522976"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380475"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2016.7579322"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218635"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.16"},{"key":"ref11","first-page":"1","article-title":"Power-aware NoCs through routing and topology reconfiguration","author":"parikh","year":"2014","journal-title":"Proc Des Autom Conf"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524561"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522345"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056048"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2783918"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824806"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484015"},{"key":"ref17","first-page":"167","article-title":"SMT-Centric power-aware thread placement in chip multiprocessors","author":"vega","year":"2013","journal-title":"Proc Int l Conf Parallel Architectures and Compilation Techniques"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2017.77"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810399"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.33"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250681"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1145\/1454115.1454128","article-title":"The PARSEC benchmark suite: Characterization and architectural implications","author":"bienia","year":"2008","journal-title":"Proc Int l Conf Parallel Architectures and Compilation Techniques"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560072"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629926"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749737"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2009.46"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The Gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347970"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2013.10"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871620"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024932"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485950"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593165"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9562753\/09237098.pdf?arnumber=9237098","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,10]],"date-time":"2023-10-10T11:13:31Z","timestamp":1696936411000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9237098\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,1]]},"references-count":40,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.3033163","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,11,1]]}}}