{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T17:32:48Z","timestamp":1778693568224,"version":"3.51.4"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"H2020 Framework Program of the European Union","award":["688540"],"award-info":[{"award-number":["688540"]}]},{"name":"OpreComp","award":["732631"],"award-info":[{"award-number":["732631"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021,11,1]]},"DOI":"10.1109\/tc.2020.3033627","type":"journal-article","created":{"date-parts":[[2020,10,26]],"date-time":"2020-10-26T20:33:42Z","timestamp":1603744422000},"page":"1976-1987","source":"Crossref","is-referenced-by-count":2,"title":["Revealing DRAM Operating GuardBands Through Workload-Aware Error Predictive Modeling"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0119-4359","authenticated-orcid":false,"given":"Lev","family":"Mukhanov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1513-3143","authenticated-orcid":false,"given":"Konstantinos","family":"Tovletoglou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5868-9259","authenticated-orcid":false,"given":"Hans","family":"Vandierendonck","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0217-8307","authenticated-orcid":false,"given":"Dimitrios S.","family":"Nikolopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5693-8503","authenticated-orcid":false,"given":"Georgios","family":"Karakonstantis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2010.03.003"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3154448.3154451"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2017.26"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1093\/biomet\/60.3.613"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858414"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1979.19370"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2868338"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.22"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669156"},{"key":"ref34","first-page":"134","article-title":"Smart refresh: An enhanced memory controller design for reducing energy in conventional and 3D die-stacked DRAMs","author":"lee","year":"2007","journal-title":"Proc 40th IEEE\/ACM Int Symp Microarchit"},{"key":"ref10","first-page":"60","article-title":"An experimental study of data retention behavior in modern DRAM devices: Implications for retention time profiling mechanisms","author":"liu","year":"2013","journal-title":"Proc 40th Annu Int Symp Comput Archit"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.18"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2016.30"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"ref13","article-title":"A realistic evaluation of memory hardware errors and software system susceptibility","author":"li","year":"2010","journal-title":"Proc USENIX Conf USENIX Annu Tech Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346196"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522336"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC47752.2019.9041963"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2417540"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/16.678551"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2023248"},{"key":"ref28","article-title":"Scikit","year":"2019"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2017.8046197"},{"key":"ref27","author":"myers","year":"1995","journal-title":"Research Design & Statistical Analysis"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078590"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2964791.2901453"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1961296.1950391"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2637364.2592000"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2002.994601"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2512863"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694348"},{"key":"ref21","article-title":"DDR3 SDRAM UDIMM - MT18JSF1G72AZ-1G9–8GB","author":"technology","year":"2015"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2038243"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/DSNW.2011.5958823"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2003.1191551"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3229631.3236091"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2517327.2442530"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/4.5933"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1145\/1454115.1454128","article-title":"The PARSEC benchmark suite: Characterization and architectural implications","author":"bienia","year":"2008","journal-title":"Proc Int Conf Parallel Architectures and Compilation Techniques"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9562753\/09239888.pdf?arnumber=9239888","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,10]],"date-time":"2023-10-10T16:54:38Z","timestamp":1696956878000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9239888\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,1]]},"references-count":45,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.3033627","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,11,1]]}}}