{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T20:35:42Z","timestamp":1776803742289,"version":"3.51.2"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021,12,1]]},"DOI":"10.1109\/tc.2020.3037747","type":"journal-article","created":{"date-parts":[[2020,11,12]],"date-time":"2020-11-12T21:26:47Z","timestamp":1605216407000},"page":"2098-2111","source":"Crossref","is-referenced-by-count":20,"title":["Designing Predictable Cache Coherence Protocols for Multi-Core Real-Time Systems"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8347-0109","authenticated-orcid":false,"given":"Anirudh Mohan","family":"Kaushik","sequence":"first","affiliation":[]},{"given":"Mohamed","family":"Hassan","sequence":"additional","affiliation":[]},{"given":"Hiren","family":"Patel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","first-page":"18:1","article-title":"Modeling Cache Coherence to Expose Interference","author":"sensfelder","year":"2019","journal-title":"Proc Euromicro Conf Real-Time Syst"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.2200\/S00346ED1V01Y201104CAC016"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2883591.2883594"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2830555"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2009.13"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2016.0114"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2014.6893201"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2017.13"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391545"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2015.24"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013286"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2752801.2752805"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/EDCC.2012.27"},{"key":"ref6","first-page":"10:1","article-title":"Communication centric design in complex automotive embedded systems","author":"hamann","year":"2017","journal-title":"Proc Euromicro Conf Real-Time Syst"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2016.015"},{"key":"ref8","first-page":"157","article-title":"Making shared caches more predictable on multicore platforms","author":"ward","year":"2013","journal-title":"Proc Euromicro Conf Real-Time Syst"},{"key":"ref7","first-page":"68","article-title":"Using bypass to tighten WCET estimates for multi-core processors with shared instruction caches","author":"hardy","year":"2009","journal-title":"Proc 30th IEEE Real-Time Systems Symp"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555764"},{"key":"ref9","article-title":"Shared data caches conflicts reduction for WCET computation in multi-core architectures","author":"lesage","year":"2010","journal-title":"Proc 18th Int Conf Real-Time Netw Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/321738.321743"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-10265-3_17"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2013.44"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039388"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2392987.2393009"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2015.7108454"},{"key":"ref26","article-title":"A9 MPCore Technical Reference Manual","year":"2012","journal-title":"June Rev r4p1"},{"key":"ref25","first-page":"1","article-title":"Studying co-running avionic real-time applications on multi-core COTS architectures","author":"bin","year":"2014","journal-title":"Proc Embedded Real Time Softw Syst Conf"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9605655\/09258378.pdf?arnumber=9258378","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:05:01Z","timestamp":1642003501000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9258378\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12,1]]},"references-count":30,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.3037747","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,12,1]]}}}