{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T16:27:58Z","timestamp":1779380878129,"version":"3.53.1"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/tc.2020.3040152","type":"journal-article","created":{"date-parts":[[2020,11,26]],"date-time":"2020-11-26T21:04:28Z","timestamp":1606424668000},"page":"1-1","source":"Crossref","is-referenced-by-count":20,"title":["ROCKY: A Robust Hybrid On-chip Memory Kit For The Processors With STT-MRAM Cache Technology"],"prefix":"10.1109","author":[{"given":"Mahdi","family":"Talebi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Arash","family":"Salahvarzi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Amir Mahdi","family":"Hosseini Monazzah","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kevin","family":"Skadron","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mahdi","family":"Fazeli","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2711924"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/NVMTS.2014.7060856"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2016.26"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"ref31","year":"2019"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2989243"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1063\/1.4986923"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.07.001"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2016.2541629"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2015.7138748"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2456510"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342194"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429401"},{"key":"ref13","first-page":"1313","article-title":"Asymmetry of MTJ switching and its implication to STT-RAM designs","author":"zhang","year":"2012","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2016.2562021"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2628742"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2019.2905523"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691090"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00050"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2875439"},{"key":"ref27","first-page":"24","article-title":"Highly efficient LRU implementations for high associativity cache memory","author":"sudarshan","year":"2004","journal-title":"Proc IEEE Int Conf Adv Comput Commun"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993611"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2701880"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228833"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2357054"},{"key":"ref8","article-title":"STT-RAM cell design considering MTJ asymmetric switching","volume":"2","author":"zhang","year":"2012","journal-title":"The Spine Journal"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287686"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2198451"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357091"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547704"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0419"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2017.103"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474366"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527449"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2016.7604792"},{"key":"ref24","first-page":"54","article-title":"STT-MRAM scaling and retention failure","volume":"17","author":"naeimi","year":"2013","journal-title":"Intel Technol J"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2374291"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2601330"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2670502"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2934685"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2194790"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927049"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/4358213\/09272543.pdf?arnumber=9272543","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:05:02Z","timestamp":1642003502000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9272543\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":46,"URL":"https:\/\/doi.org\/10.1109\/tc.2020.3040152","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}