{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T08:54:00Z","timestamp":1765356840729,"version":"3.37.3"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1750047"],"award-info":[{"award-number":["1750047"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2022,3,1]]},"DOI":"10.1109\/tc.2020.3048624","type":"journal-article","created":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T20:42:05Z","timestamp":1609533725000},"page":"534-546","source":"Crossref","is-referenced-by-count":12,"title":["Polymorphic Accelerators for Deep Neural Networks"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4592-3354","authenticated-orcid":false,"given":"Arash","family":"Azizimazreah","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5890-7121","authenticated-orcid":false,"given":"Lizhong","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2688340"},{"key":"ref38","article-title":"Sequence to sequence learning with neural networks","author":"sutskever","year":"2014","journal-title":"Proc Advances Neural Inf Process Syst"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080221"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.47"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358302"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927162"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00018"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00027"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00036"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1067649.801719"},{"year":"0","key":"ref10","article-title":"UltraScale architecture and product data sheet: Overview-DS890 (v3.7)"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080244"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00012"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304014"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358316"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2019.00-16"},{"key":"ref15","first-page":"1135","article-title":"Learning both weights and connections for efficient neural network","author":"han","year":"2015","journal-title":"Proc Advances Neural Inf Process Syst"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00080"},{"journal-title":"Computer Archit A Quantitative Approach","year":"2017","author":"hennessy","key":"ref17"},{"article-title":"Rethinking numerical representations for deep neural networks","year":"2018","author":"hill","key":"ref18"},{"key":"ref19","article-title":"Energy table for 45nm process","author":"horowitz","year":"2014","journal-title":"Stanford VLSI wiki"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TSMC.2017.2705582"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2018.8515692"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021740"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00030"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2015.312"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783725"},{"year":"0","key":"ref9","article-title":"7 series FPGAs data sheet: Overview-DS180 (v2.6.1)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00061"},{"key":"ref20","first-page":"1","article-title":"A high performance FPGA-based accelerator for large-scale convolutional neural networks","author":"li","year":"2016","journal-title":"Proc Intl Conf Field Programmable Logic and Appl"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173176"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2015","author":"weste","key":"ref42"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.29"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293947"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00013"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778281"},{"article-title":"Drilling into microsoft brainwave soft deep learning chip","year":"0","author":"morgan","key":"ref26"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062244"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021736"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/12\/9709504\/9312494-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9709504\/09312494.pdf?arnumber=9312494","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,25]],"date-time":"2022-04-25T21:10:59Z","timestamp":1650921059000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9312494\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,1]]},"references-count":45,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.2020.3048624","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2022,3,1]]}}}