{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T16:27:59Z","timestamp":1779380879367,"version":"3.53.1"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1651945"],"award-info":[{"award-number":["1651945"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1813797"],"award-info":[{"award-number":["1813797"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"SRC","award":["2844.001"],"award-info":[{"award-number":["2844.001"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021,4,1]]},"DOI":"10.1109\/tc.2021.3059531","type":"journal-article","created":{"date-parts":[[2021,2,16]],"date-time":"2021-02-16T21:15:54Z","timestamp":1613510154000},"page":"511-523","source":"Crossref","is-referenced-by-count":17,"title":["Leaking Information Through Cache LRU States in Commercial Processors and Secure Caches"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7626-2651","authenticated-orcid":false,"given":"Wenjie","family":"Xiong","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Yale University, New Haven, CT, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stefan","family":"Katzenbeisser","sequence":"additional","affiliation":[{"name":"University of Passau, Passau, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9721-3640","authenticated-orcid":false,"given":"Jakub","family":"Szefer","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Yale University, New Haven, CT, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062313"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358310"},{"key":"ref33","first-page":"1967","article-title":"RELOAD+REFRESH: Abusing cache replacement policies to perform stealthy cache attacks","author":"briongos","year":"2020","journal-title":"Proc Usenix Secur Symp"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243761"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2660267.2660356"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1653662.1653687"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"ref36","first-page":"857","article-title":"Sanctum: Minimal hardware extensions for strong software isolation","author":"costan","year":"2016","journal-title":"Proc Usenix Secur Symp"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3320269.3384746"},{"key":"ref34","year":"2019"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"ref40","first-page":"1","article-title":"Cache side-channel attacks and time-predictability in high-performance critical real-time systems","author":"trilla","year":"2018","journal-title":"Proc Des Autom Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"ref12","first-page":"973","article-title":"Meltdown: Reading kernel memory from user space","author":"lipp","year":"2018","journal-title":"Proc Usenix Secur Symp"},{"key":"ref13","first-page":"249","article-title":"A systematic evaluation of transient execution attacks and defenses","author":"canella","year":"2019","journal-title":"Proc Usenix Security Symp"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.2208"},{"key":"ref15","article-title":"Methods and apparatus for implementing a pseudo-LRU cache memory replacement scheme with a locking feature","author":"malamy","year":"1994"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-45719-2_6"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1069971"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250723"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086714"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815971"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00024"},{"key":"ref27","first-page":"139","article-title":"Leaking information through cache LRU states","author":"xiong","year":"2020","journal-title":"Proc IEEE Int Symp High Perform Comput Archit"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-017-0152-y"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250709"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACSAC.2006.20"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00066"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-018-0611-9"},{"key":"ref2","first-page":"719","article-title":"FLUSH+ RELOAD: A high resolution, low noise, L3 cache side-channel attack","author":"yarom","year":"2014","journal-title":"Proc 23rd USENIX Secur Symp"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783743"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-018-0046-1"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358274"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2345156.2254078"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358306"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00083"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080222"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322246"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.85"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.28"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358314"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00042"},{"key":"ref43","first-page":"675","article-title":"SCATTERCACHE: Thwarting cache attacks via cache set randomization","author":"werner","year":"2019","journal-title":"Proc Usenix Secur Symp"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-008-9018-y"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/12\/9378888\/9354935-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9378888\/09354935.pdf?arnumber=9354935","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T19:55:13Z","timestamp":1649188513000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9354935\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,1]]},"references-count":46,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.2021.3059531","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,4,1]]}}}