{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T16:29:57Z","timestamp":1781195397296,"version":"3.54.1"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-2008799"],"award-info":[{"award-number":["CCF-2008799"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2022,3,1]]},"DOI":"10.1109\/tc.2021.3060650","type":"journal-article","created":{"date-parts":[[2021,2,20]],"date-time":"2021-02-20T12:14:02Z","timestamp":1613823242000},"page":"559-572","source":"Crossref","is-referenced-by-count":6,"title":["Observing the Invisible: Live Cache Inspection for High-Performance Embedded Systems"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4452-014X","authenticated-orcid":false,"given":"Dharmesh","family":"Tarapore","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shahin","family":"Roozkhosh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5289-3184","authenticated-orcid":false,"given":"Steven","family":"Brzozowski","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3558-5216","authenticated-orcid":false,"given":"Renato","family":"Mancuso","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.4230\/LITES-v003-i001-a005"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"ref3","article-title":"Static Cache Analysis for Real-Time Systems: LRU, FIFO, PLRU","author":"Grund","year":"2012"},{"issue":"2\/3","key":"ref4","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1023\/A:1008186323068","article-title":"Efficient and precise cache behavior prediction for real-time systems","volume":"17","author":"Ferdinand","year":"1999","journal-title":"Real-Time Syst."},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8157-6_27"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.1997.601358"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-007-9032-3"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.073"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2010.8"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2038642.2038692"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461358"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2015.7347586"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844466"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/S1571-0661(04)81039-9"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.129"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FIE.2006.322536"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2986963"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3372393"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250746"},{"key":"ref21","article-title":"Performance analysis guide for Intel core i7 processor and Intel xeon 5500 processors","volume":"30","author":"Levinthal","year":"2009","journal-title":"Intel Perform. Anal. Guide"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36949-0_50"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3030207.3030223"},{"key":"ref24","first-page":"7","article-title":"PAPI: A portable interface to hardware performance counters","volume-title":"Proc. Dept. Defense HPCMP Users Group Conf.","volume":"710","author":"Mucci"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1177\/109434200001400303"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.2010.38"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2016.7818331"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304067"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844475"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531080"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630007"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1177\/1094342006067470"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2010.5642623"},{"key":"ref34","article-title":"Cortex-A53 MPCore technical reference manual (r0p4)","year":"2018"},{"key":"ref35","article-title":"Cortex-A57 MPCore technical reference manual (r1p3)","year":"2016"},{"key":"ref36","article-title":"Cortex-A72 MPCore technical reference manual (r0p2)","year":"2016"},{"key":"ref37","article-title":"Cortex-A15 technical reference manual (r2p0)","year":"2011"},{"key":"ref38","article-title":"Cortex-A9 technical reference manual (r4p0)","year":"2009"},{"key":"ref39","article-title":"Kernel development","author":"Corbet","year":"2004"},{"key":"ref40","article-title":"Cortex-A76 Core technical reference manual (r3p0)","year":"2018"},{"key":"ref41","article-title":"Cortex-A77 Core technical reference manual (r1p1)","year":"2019"},{"key":"ref42","article-title":"NVIDIA Tegra X1 technical reference manual"},{"key":"ref43","article-title":"ODROID-XU4 user manual"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306794"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS48437.2020.00014"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/12\/9709504\/9359474-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9709504\/09359474.pdf?arnumber=9359474","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T23:08:09Z","timestamp":1704841689000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9359474\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,1]]},"references-count":45,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.2021.3060650","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,3,1]]}}}