{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T09:29:42Z","timestamp":1780478982456,"version":"3.54.1"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021,6,1]]},"DOI":"10.1109\/tc.2021.3068715","type":"journal-article","created":{"date-parts":[[2021,3,24]],"date-time":"2021-03-24T19:53:46Z","timestamp":1616615626000},"page":"849-862","source":"Crossref","is-referenced-by-count":14,"title":["OPTWEB: A Lightweight Fully Connected Inter-FPGA Network for Efficient Collectives"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5387-7071","authenticated-orcid":false,"given":"Kenji","family":"Mizutani","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hiroshi","family":"Yamaguchi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yutaka","family":"Urino","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michihiro","family":"Koibuchi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/472305"},{"key":"ref38","year":"2020"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICSJ.2017.8240138"},{"key":"ref32","year":"2020"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3039902.3039904"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.55"},{"key":"ref37","article-title":"AXI high bandwidth memory controller v1.0","year":"2020"},{"key":"ref36","article-title":"Serial lite III streaming intel FPGA IP core user guide, Updated for Intel® Quartus® Prime Design Suite: 18.1.1","year":"2021"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00024"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1364\/ECEOC.2012.Tu.4.B.3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2016.7761639"},{"key":"ref40","article-title":"Intel stratix 10 NX FPGA","year":"2020"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3295500.3356201"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW50202.2020.00083"},{"key":"ref13","year":"2020"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-44534-8_24"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2018RCP0007"},{"key":"ref16","first-page":"1","article-title":"A novel approach to supporting communicators for in-switchprocessing of MPI collectives","author":"stern","year":"2019","journal-title":"Proc Workshop Exascale MPI"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00046"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IPCon.2019.8908485"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1587\/transele.2018ODI0005"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2019.2928289"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304031"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00085"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00033"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.42"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00068"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s00778-019-00581-w"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2019.00053"},{"key":"ref7","author":"duato","year":"2002","journal-title":"Interconnection Networks An Engineering Approach"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2019.00067"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2950655"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00012"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3368474.3368495"},{"key":"ref22","year":"2020"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2013.2285883"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.19"},{"key":"ref24","year":"2020"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.104"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2976067"},{"key":"ref26","first-page":"1","article-title":"Extremely large minibatch SGD: Training resnet-50 on imagenet in 15 minutes","author":"akiba","year":"2017","journal-title":"Proc Neural Inf Process Syst"},{"key":"ref43","article-title":"SIMGRID simulation of distributed computer systems","year":"2020"},{"key":"ref25","year":"2020"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9437243\/09385943.pdf?arnumber=9385943","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T20:00:35Z","timestamp":1639771235000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9385943\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,1]]},"references-count":43,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tc.2021.3068715","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6,1]]}}}