{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:27:33Z","timestamp":1787012853734,"version":"build-2736575974"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021,6,1]]},"DOI":"10.1109\/tc.2021.3073255","type":"journal-article","created":{"date-parts":[[2021,4,14]],"date-time":"2021-04-14T18:53:38Z","timestamp":1618426418000},"page":"922-935","source":"Crossref","is-referenced-by-count":12,"title":["Efficient Pipelined Execution of CNNs Based on In-Memory Computing and Graph Homomorphism Verification"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4184-2170","authenticated-orcid":false,"given":"Martino","family":"Dazzi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5603-5243","authenticated-orcid":false,"given":"Abu","family":"Sebastian","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1308-6590","authenticated-orcid":false,"given":"Thomas","family":"Parnell","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2944-9058","authenticated-orcid":false,"given":"Pier Andrea","family":"Francese","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3826-5931","authenticated-orcid":false,"given":"Evangelos","family":"Eleftheriou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1736065.1736069"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/0095-8956(90)90132-J"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref32","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc 25th Int Conf Neural Inf Process Syst"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2019.00028"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783725"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.195"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.243"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref40","article-title":"Scalable on-chip interconnect topologies","author":"grot","year":"2008","journal-title":"Proc 2nd Workshop Chip Multiprocessor Memory Syst Interconnects"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1063\/1.5143815"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3004543"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510687"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2991575"},{"key":"ref4","first-page":"7675","article-title":"Training deep neural networks with 8-bit floating point numbers","author":"wang","year":"2018","journal-title":"Proc 32nd Int Conf Neural Inf Process Syst"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3313231.3352376"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref6","article-title":"DAWNBench: An end-to-end deep learning benchmark and competition","author":"coleman","year":"2017","journal-title":"Proc NIPS ML Syst Workshop"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2905361"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2902738"},{"key":"ref8","year":"2020"},{"key":"ref7","year":"2020"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.29"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2017.2778940"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201705914"},{"key":"ref21","first-page":"388","article-title":"24.1 a 1Mb multibit ReRAM computing-in-memory macro with 14.6 ns parallel MAC computing time for CNN based AI edge processors","author":"xue","year":"2019","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2004.75"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-020-16108-9"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.332"},{"key":"ref23","first-page":"168t","article-title":"Computational memory-based inference and training of deep neural networks","author":"sebastian","year":"2019","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.1604850113"},{"key":"ref26","article-title":"Dataflow aware mapping of convolutional neural networks onto many-core platforms with network-on-chip interconnect","author":"bytyn","year":"2020"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00099"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2777863"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9437243\/09404815.pdf?arnumber=9404815","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,19]],"date-time":"2021-10-19T13:44:52Z","timestamp":1634651092000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9404815\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,1]]},"references-count":44,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tc.2021.3073255","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6,1]]}}}