{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:44:18Z","timestamp":1781883858632,"version":"3.54.5"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","funder":[{"name":"European Unions Horizon 2020 Research and Innovation Programme","award":["754337"],"award-info":[{"award-number":["754337"]}]},{"DOI":"10.13039\/501100002809","name":"Generalitat de Catalunya","doi-asserted-by":"publisher","award":["2017-SGR-1328"],"award-info":[{"award-number":["2017-SGR-1328"]}],"id":[{"id":"10.13039\/501100002809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002809","name":"Generalitat de Catalunya","doi-asserted-by":"publisher","award":["2017-SGR-1414"],"award-info":[{"award-number":["2017-SGR-1414"]}],"id":[{"id":"10.13039\/501100002809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Spanish Government","award":["BES-2016-078046"],"award-info":[{"award-number":["BES-2016-078046"]}]},{"name":"Spanish Government","award":["PID2019-107255GB"],"award-info":[{"award-number":["PID2019-107255GB"]}]},{"name":"Spanish Government","award":["SEV2015-0493"],"award-info":[{"award-number":["SEV2015-0493"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/tc.2021.3086106","type":"journal-article","created":{"date-parts":[[2021,6,3]],"date-time":"2021-06-03T05:04:29Z","timestamp":1622696669000},"page":"1-1","source":"Crossref","is-referenced-by-count":18,"title":["OmpSs@FPGA framework for high performance FPGA computing"],"prefix":"10.1109","author":[{"given":"Juan Miguel","family":"Deharo","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jaume","family":"Bosch","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Antonio","family":"Filgueras","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Miquel","family":"Vidal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniel","family":"Jimenez-Gonzalez","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Carlos","family":"Alvarez","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xavier","family":"Martorell","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eduard","family":"Ayguade","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jesus","family":"Labarta","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995280"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2009.5289237"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488908"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.28"},{"key":"ref34","year":"0"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2012.03.001"},{"key":"ref11","first-page":"1","article-title":"A scalable FPGA design for cloud N-body simulation","author":"sozzo","year":"2018","journal-title":"Proc 29th IEEE Int Conf Appl -Specific Syst Architectures Processors"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3120895.3120909"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3388333.3392297"},{"key":"ref14","article-title":"Objectives and rationales of the project","year":"2018"},{"key":"ref15","article-title":"The open spatial programming language","year":"2014"},{"key":"ref16","article-title":"Opencl","year":"2018"},{"key":"ref17","article-title":"Sdsoc development environment","year":"0"},{"key":"ref18","article-title":"Project description","year":"2018"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3409115"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/EUC.2014.26"},{"key":"ref4","year":"0"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"ref3","year":"0"},{"key":"ref6","year":"0"},{"key":"ref29","article-title":"Microchip Acquires high-level synthesis tool provider LegUp","year":"0"},{"key":"ref5","year":"0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2019.2907493"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3332466.3374545"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626411000151"},{"key":"ref9","article-title":"An optimized BLAS library.","year":"0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2018.00021"},{"key":"ref20","first-page":"303","article-title":"Automatic generation of application-specific FPGA overlays with rapidwright","author":"mbongue","year":"2019","journal-title":"Proc Int Conf Field-Programmable Technol"},{"key":"ref22","article-title":"Vivado high-level synthesis","year":"0"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00030"},{"key":"ref24","article-title":"Sdaccel development environment","year":"0"},{"key":"ref23","article-title":"Xilinx Vitis unified software platform","year":"0"},{"key":"ref26","article-title":"Quartus prime","year":"0"},{"key":"ref25","article-title":"Intel oneAPI toolkits","year":"0"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/4358213\/09445632.pdf?arnumber=9445632","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,9]],"date-time":"2021-11-09T19:00:27Z","timestamp":1636484427000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9445632\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/tc.2021.3086106","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}