{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T16:07:10Z","timestamp":1777651630376,"version":"3.51.4"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61602022"],"award-info":[{"award-number":["61602022"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62072019"],"award-info":[{"award-number":["62072019"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/tc.2021.3087946","type":"journal-article","created":{"date-parts":[[2021,6,9]],"date-time":"2021-06-09T20:33:40Z","timestamp":1623270820000},"page":"1-1","source":"Crossref","is-referenced-by-count":20,"title":["S2Engine: A Novel Systolic Architecture for Sparse Convolutional Neural Networks"],"prefix":"10.1109","author":[{"given":"Jianlei","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenzhi","family":"Fu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xingzhou","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xucheng","family":"Ye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pengcheng","family":"Dai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.91"},{"key":"ref2","article-title":"NVIDIA deep learning accelerator","year":"2018"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/29.45543"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304028"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref7","article-title":"Google TPU v2","year":"2018"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3154484"},{"key":"ref9","article-title":"White paper: Accelerating DNNs with Xilinx Alveo accelerator cards","year":"2018"},{"key":"ref10","first-page":"2074","article-title":"Learning structured sparsity in deep neural networks","volume-title":"Proc. Neural Inf. Process. Syst.","author":"Wen"},{"key":"ref11","first-page":"1135","article-title":"Learning both weights and connections for efficient neural network","volume-title":"Proc. Neural Inf. Process. Syst.","author":"Han"},{"key":"ref12","article-title":"Exploring the regularity of sparse structure in convolutional neural networks","author":"Mao","year":"2017"},{"key":"ref13","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding","author":"Han","year":"2015"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783723"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.11"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00011"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080254"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358291"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-01225-0_36"},{"key":"ref20","article-title":"DoReFa-Net: Training low bitwidth convolutional neural networks with low bitwidth gradients","author":"Zhou","year":"2016"},{"key":"ref21","first-page":"6869","article-title":"Quantized neural networks: Training neural networks with low precision weights and activations","volume":"18","author":"Hubara","year":"2017","journal-title":"J. Mach. Learn. Res."},{"key":"ref22","article-title":"Reduced-precision strategies for bounded memory in deep neural nets","author":"Judd","year":"2015"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.54"},{"key":"ref24","article-title":"SCALE-Sim: Systolic CNN accelerator","author":"Samajdar","year":"2018"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815968"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.5555\/2999134.2999257"},{"key":"ref28","article-title":"Very deep convolutional networks for large-scale image recognition","author":"Simonyan","year":"2014"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2688340"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.30"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2647868.2654889"},{"key":"ref35","article-title":"Automatic performance tuning of sparse matrix kernels","author":"Vuduc","year":"2003"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2017.00034"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00063"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.94"},{"key":"ref39","first-page":"22","article-title":"CACTI 6.0: A tool to model large caches","author":"Muralimanohar","year":"2009"},{"key":"ref40","article-title":"Neural network distiller","author":"Zmora","year":"2018"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1016\/j.protcy.2014.10.195"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750389"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021738"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3392717.3392751"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2741463"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00066"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783722"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/4358213\/09450011.pdf?arnumber=9450011","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T22:29:38Z","timestamp":1705012178000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9450011\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":48,"URL":"https:\/\/doi.org\/10.1109\/tc.2021.3087946","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}