{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T16:54:34Z","timestamp":1778604874013,"version":"3.51.4"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/tc.2021.3107726","type":"journal-article","created":{"date-parts":[[2021,8,25]],"date-time":"2021-08-25T20:01:30Z","timestamp":1629921690000},"page":"1-1","source":"Crossref","is-referenced-by-count":26,"title":["An Open-Source Platform for High-Performance Non-Coherent On-Chip Communication"],"prefix":"10.1109","author":[{"given":"Andreas","family":"Kurth","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Ronninger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Benz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matheus","family":"Cavalcante","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabian","family":"Schuiki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florian","family":"Zaruba","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.2200\/s00772ed1v01y201704cac040"},{"key":"ref2","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally","year":"2003"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1016\/B978-012370521-1\/50002-3","volume-title":"Networks on Chips: Technology and Tools","author":"Benini","year":"2006"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1201\/9781315216072"},{"key":"ref5","article-title":"Snapdragon 865 5G mobile platform","year":"2020"},{"key":"ref6","article-title":"Tomahawk 4 switch first to 25.6 Tbps","author":"Wheeler","year":"2019","journal-title":"Microprocessor Report"},{"key":"ref7","article-title":"NVIDIA Ampere unleashed: NVIDIA announces new GPU architecture, A100 GPU, and accelerator","author":"Smith","year":"2020","journal-title":"AnandTech"},{"key":"ref8","volume-title":"AMBA AXI and ACE Protocol Specification Issue F.b, Arm Ltd.","year":"2017"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1145\/356586.356588","article-title":"System deadlocks","volume":"3","author":"Coffman","year":"1971","journal-title":"ACM Comput. Surv."},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903938"},{"key":"ref11","first-page":"29","article-title":"Clock domain crossing (CDC) design & verification techniques using SystemVerilog","volume-title":"Proc. Conf. Synopsys Users Group","author":"Cummings"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2010.5642098"},{"key":"ref13","article-title":"Cortex A72 performance and power","author":"Frumusanu","year":"2016","journal-title":"AnandTech"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HCS49909.2020.9220474"},{"key":"ref15","volume-title":"On-Chip Communication Architectures: System on Chip Interconnect","author":"Pasricha","year":"2010"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1201\/b10477"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.07.017"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.2877288"},{"key":"ref19","volume-title":"CoreConnect processor local bus specification, IBM Inc.","year":"2007"},{"key":"ref20","volume-title":"Wishbone B4 SoC interconnection architecture, Silicore Corp.","year":"2010"},{"key":"ref21","volume-title":"Open Core Protocol Specification Release 3.0","year":"2013"},{"key":"ref22","volume-title":"SiFive TileLink Specification v1.8.0, SiFive Inc.","year":"2019"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482094"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2018.8512153"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.022071133"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2020.3022920"},{"key":"ref27","volume-title":"ARM CoreLink NIC-400 TRM, Revision G, Arm Ltd.","year":"2016"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-011-9075-5"},{"key":"ref29","article-title":"DesignWare IP solutions for AMBA AXI 4","year":"2018"},{"key":"ref30","volume-title":"AXI Interconnect v2.1 LogiCORE IP Product Guide, Xilinx Inc.","year":"2017"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8964820"},{"key":"ref32","article-title":"Intel Xeon processor scalable family technical overview","author":"Mulnix","year":"2017"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2873584"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.40"},{"key":"ref35","volume-title":"AMBA5 CHI specification Issue D, Arm Ltd.","year":"2019"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3387902.3392631"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.27"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771777"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669143"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853232"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3270314"},{"key":"ref42","first-page":"2016","article-title":"The Rocket chip generator","author":"Asanovi\u0107","year":"2016"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872414"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/4358213\/09522037.pdf?arnumber=9522037","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T00:01:20Z","timestamp":1705017680000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9522037\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/tc.2021.3107726","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}