{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T19:46:06Z","timestamp":1769283966551,"version":"3.49.0"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","funder":[{"DOI":"10.13039\/501100001475","name":"Nanyang Technological University Singapore","doi-asserted-by":"crossref","award":["NAP (M4082282)"],"award-info":[{"award-number":["NAP (M4082282)"]}],"id":[{"id":"10.13039\/501100001475","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001475","name":"Nanyang Technological University Singapore","doi-asserted-by":"crossref","award":["SUG (M4082087)"],"award-info":[{"award-number":["SUG (M4082087)"]}],"id":[{"id":"10.13039\/501100001475","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001459","name":"Ministry of Education Singapore","doi-asserted-by":"crossref","award":["MoE2019-T1-001-072"],"award-info":[{"award-number":["MoE2019-T1-001-072"]}],"id":[{"id":"10.13039\/501100001459","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001459","name":"Ministry of Education Singapore","doi-asserted-by":"crossref","award":["MoE2019-T2-1-071"],"award-info":[{"award-number":["MoE2019-T2-1-071"]}],"id":[{"id":"10.13039\/501100001459","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/tc.2021.3111517","type":"journal-article","created":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T20:28:30Z","timestamp":1631305710000},"page":"1-1","source":"Crossref","is-referenced-by-count":6,"title":["Contention Minimization in Emerging SMART NoC via Direct and Indirect Routes"],"prefix":"10.1109","author":[{"given":"Peng","family":"Chen","sequence":"first","affiliation":[]},{"given":"Hui","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Jun","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Mengquan","family":"Li","sequence":"additional","affiliation":[]},{"given":"Weichen","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Chunhua","family":"Xiao","sequence":"additional","affiliation":[]},{"given":"Yiyuan","family":"Xie","sequence":"additional","affiliation":[]},{"given":"Nan","family":"Guan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.25"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2014.7116708"},{"key":"ref4","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally","year":"2004"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522334"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.080"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062323"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342223"},{"key":"ref9","first-page":"1","article-title":"Smart++ reducing cost and improving efficiency of multi-hop bypass in NoC routers","volume-title":"Proc. IEEE\/ACM Int. Symp. Netw.-Chip","author":"P\u00e9rez"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3356235"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3091961"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522344"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391664"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2013.6654651"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2519916"},{"key":"ref16","article-title":"Classification, customization, and characterization: Using MILP for task allocation and scheduling","volume-title":"Syst. Res.","author":"Davare","year":"2006"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250679"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2010.5625537"},{"key":"ref20","first-page":"164","article-title":"Contention-aware application mapping for network-on-chip communication architectures","volume-title":"Proc. IEEE Int. Conf. Comput. Des.","author":"Chou"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2538284"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3125503.3125565"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045103"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062262"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3015440"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2014.7008755"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488490"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2477840"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801223"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3295500.3356208"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2844365"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084857"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3313231.3352361"},{"key":"ref35","article-title":"The gem5 simulator: Version 20.0+","author":"Lowe-Power","year":"2020"},{"key":"ref36","first-page":"365","article-title":"An empirical characterization of stream programs and its implications for language and compiler design","author":"Thies","year":"2010","journal-title":"Int. Conf. Parallel Architectures Compilation Techn."},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.86"},{"key":"ref38","first-page":"469","article-title":"McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures","volume-title":"Proc. Annu. IEEE\/ACM Int. Symp. Microarchitect.","author":"Li"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TIC-STH.2009.5444535"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2740306"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/4358213\/09535222.pdf?arnumber=9535222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:35:40Z","timestamp":1705016140000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9535222\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/tc.2021.3111517","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}