{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,25]],"date-time":"2026-09-25T23:28:28Z","timestamp":1790378908181,"version":"4.1.0"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001807","name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado de S\u00e3o Paulo","doi-asserted-by":"publisher","award":["2016\/18937-7"],"award-info":[{"award-number":["2016\/18937-7"]}],"id":[{"id":"10.13039\/501100001807","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001807","name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado de S\u00e3o Paulo","doi-asserted-by":"publisher","award":["2018\/22289-6"],"award-info":[{"award-number":["2018\/22289-6"]}],"id":[{"id":"10.13039\/501100001807","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021,12,1]]},"DOI":"10.1109\/tc.2021.3112260","type":"journal-article","created":{"date-parts":[[2021,9,14]],"date-time":"2021-09-14T20:33:41Z","timestamp":1631651621000},"page":"2070-2082","source":"Crossref","is-referenced-by-count":8,"title":["Fast Resource and Timing Aware Design Optimisation for High-Level Synthesis"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0356-6670","authenticated-orcid":false,"given":"Andre B.","family":"Perina","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1604-2112","authenticated-orcid":false,"given":"Arthur","family":"Silitonga","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jurgen","family":"Becker","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vanderlei","family":"Bonato","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774797"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753330"},{"key":"ref12","first-page":"343","article-title":"Lina: Timing-constrained high-level synthesis performance estimator for fast DSE","author":"perina","year":"2019","journal-title":"Proc IEEE Int Conf Field-Programmable Technol"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927161"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00040"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240815"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2912916"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847282"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2018.08.004"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.34"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/BDCloud.2018.00147"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665689"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021730"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1124713.1124721"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44614-1_57"},{"key":"ref2","article-title":"PolyBench: The polyhedral benchmark suite","author":"pouchet","year":"2012"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862742"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898040"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1099-1360(199801)7:1<34::AID-MCDA161>3.0.CO;2-6"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974719"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028681"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9605655\/09537300.pdf?arnumber=9537300","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,16]],"date-time":"2021-12-16T20:33:07Z","timestamp":1639686787000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9537300\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12,1]]},"references-count":23,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tc.2021.3112260","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,12,1]]}}}