{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:46:35Z","timestamp":1761324395715,"version":"3.37.3"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"MINECO\/AEI\/ERDF","award":["PID2019-105660RB-C21\/AEI\/10.13039\/501100011033"],"award-info":[{"award-number":["PID2019-105660RB-C21\/AEI\/10.13039\/501100011033"]}]},{"name":"Aragón Government","award":["ERDF 2014-2020"],"award-info":[{"award-number":["ERDF 2014-2020"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021,12,1]]},"DOI":"10.1109\/tc.2021.3115056","type":"journal-article","created":{"date-parts":[[2021,9,24]],"date-time":"2021-09-24T20:19:39Z","timestamp":1632514779000},"page":"2056-2069","source":"Crossref","is-referenced-by-count":2,"title":["Analytical Model for Memory-Centric High Level Synthesis-Generated Applications"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0668-6229","authenticated-orcid":false,"given":"Maria Ang\u00e9lica","family":"D\u00e1vila-Guzm\u00e1n","sequence":"first","affiliation":[{"name":"gaZ-DIIS-I3A, Universidad de Zaragoza — HiPEAC Network of Excellence, Zaragoza, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4031-5651","authenticated-orcid":false,"given":"Rub\u00e9n Gran","family":"Tejero","sequence":"additional","affiliation":[{"name":"gaZ-DIIS-I3A, Universidad de Zaragoza — HiPEAC Network of Excellence, Zaragoza, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mar\u00eda","family":"Villarroya-Gaud\u00f3","sequence":"additional","affiliation":[{"name":"gaZ-DIIS-I3A, Universidad de Zaragoza — HiPEAC Network of Excellence, Zaragoza, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7490-4067","authenticated-orcid":false,"given":"Dar\u00edo Su\u00e1rez","family":"Gracia","sequence":"additional","affiliation":[{"name":"gaZ-DIIS-I3A, Universidad de Zaragoza — HiPEAC Network of Excellence, Zaragoza, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/PDP52278.2021.00020"},{"year":"2020","key":"ref38","article-title":"NVIDIA OpenCL SDK code samples"},{"year":"2019","key":"ref33","article-title":"External Memory Interfaces Intel ® Stratix ® 10 FPGA IP User Guide"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00013"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240315"},{"year":"2019","key":"ref30","article-title":"Intel® Agilex® I-Series SoC FPGA product table"},{"key":"ref37","article-title":"FBLAS: Streaming linear algebra on FPGA","author":"matteis","year":"2019","journal-title":"CoRR"},{"year":"2016","key":"ref36","article-title":"HBM2 Deep Dive"},{"year":"2015","key":"ref35","article-title":"DDRA SDRAM MT40A2G4"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835948"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2017.7975269"},{"year":"2017","key":"ref40","article-title":"Vivado design suite user guide: High-level synthesis"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375313"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898040"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203809"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2912916"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/H2RC49586.2019.00007"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00030"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2017.05.014"},{"key":"ref18","first-page":"523","article-title":"Performance and resource modeling for FPGAs using high-level synthesis tools","volume":"25","author":"da silva gomes","year":"2014","journal-title":"Symp ParaFPGA Parallel Comput"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967011"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2018.00092"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2840686"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.108"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929519"},{"year":"2019","key":"ref6","article-title":"Intel FPGA SDK for OpenCL pro edition: Getting started guide 19.1"},{"year":"2019","key":"ref29","article-title":"Intel® Stratix® 10 TX product table"},{"article-title":"Accelerating workloads on FPGAs via OpenCL: A case study with OpenDwarfs","year":"2016","author":"verma","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446058"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.34"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2943570"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203844"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2392104"},{"key":"ref20","first-page":"93","article-title":"Understanding performance differences of FPGAs and GPUs","author":"cong","year":"2018","journal-title":"Proc IEEE 26th Annu Int Symp Field-Programmable Custom Comput Mach"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762716"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2018.00036"},{"key":"ref24","first-page":"1","article-title":"Data parallel C++: Mastering DPC++ for programming of heterogeneous systems using C++ and SYCL james","author":"reinders","year":"2020"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00143"},{"year":"2010","key":"ref23","article-title":"Detecting memory bandwidth saturation in threaded applications"},{"year":"2019","key":"ref26","article-title":"Intel high level synthesis compiler pro edition: Reference manual"},{"year":"2017","key":"ref25","article-title":"External memory interface handbook volume 3: Reference material"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9605655\/09547843.pdf?arnumber=9547843","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:03:34Z","timestamp":1705352614000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9547843\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12,1]]},"references-count":41,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tc.2021.3115056","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2021,12,1]]}}}