{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T16:47:02Z","timestamp":1783788422784,"version":"3.55.0"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Hewlett Packard Labs"},{"name":"Laboratory for Physical Sciences"},{"name":"Xilinx Center of Excellence and Xilinx Adaptive Compute Clusters XACC program"},{"DOI":"10.13039\/100016684","name":"Center for Cognitive Computing Systems Research","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100016684","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004689","name":"Booz Allen Hamilton","doi-asserted-by":"publisher","award":["HT 15-1158"],"award-info":[{"award-number":["HT 15-1158"]}],"id":[{"id":"10.13039\/100004689","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/tc.2021.3123465","type":"journal-article","created":{"date-parts":[[2021,10,27]],"date-time":"2021-10-27T19:49:41Z","timestamp":1635364181000},"page":"1-1","source":"Crossref","is-referenced-by-count":39,"title":["PyLog: An Algorithm-Centric Python-Based FPGA Programming and Synthesis Flow"],"prefix":"10.1109","author":[{"given":"Sitao","family":"Huang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kun","family":"Wu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hyunmin","family":"Jeong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chengyue","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wen-Mei W.","family":"Hwu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref30","first-page":"93","article-title":"AutoSA: A polyhedral compiler for high-performance systolic arrays on FPGA","author":"wang","year":"2021","journal-title":"Proc ACM\/SIGDA Int Symp Field-Programmable Gate Arrays"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293910"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2584665"},{"key":"ref12","year":"0"},{"key":"ref13","year":"0"},{"key":"ref14","article-title":"Merlin compiler.","year":"0"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3385974"},{"key":"ref16","article-title":"Chisel\/FIRRTL hardware compiler framework.","year":"0"},{"key":"ref17","article-title":"Clash: A modern, functional, hardware description language.","year":"0"},{"key":"ref18","article-title":"PyMTL3 (Mamba), An open-source python-based hardware generation, simulation, and verification framework.","year":"0"},{"key":"ref19","article-title":"PyRTL.","year":"0"},{"key":"ref28","year":"0"},{"key":"ref4","article-title":"Intel high-level synthesis compiler.","year":"0"},{"key":"ref27","year":"0"},{"key":"ref3","article-title":"Vivado high-level synthesis.","year":"0"},{"key":"ref6","article-title":"Intel FPGA SDK for OpenCL software technology.","year":"0"},{"key":"ref29","year":"0"},{"key":"ref5","article-title":"Xilinx SDAccel development environment.","year":"0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2499370.2462176"},{"key":"ref7","article-title":"CHaiDNN: HLS based deep neural network accelerator library for Xilinx UltraScale+ MPSoCs.","year":"0"},{"key":"ref2","article-title":"arXiv.org e-Print archive.","year":"0"},{"key":"ref9","article-title":"TVM stack.","year":"0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130030"},{"key":"ref20","year":"0"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2912916"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240850"},{"key":"ref24","article-title":"Parallel programming for FPGAs","author":"kastner","year":"2018"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339595"},{"key":"ref26","year":"0"},{"key":"ref25","year":"0"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/4358213\/09591456.pdf?arnumber=9591456","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T20:00:35Z","timestamp":1639771235000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9591456\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/tc.2021.3123465","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}