{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:58:52Z","timestamp":1764784732679},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001871","name":"Fundao para a Cincia e a Tecnologia","doi-asserted-by":"publisher","award":["SFRH\/BD\/138660\/2018","UIDB\/00319\/2020"],"award-info":[{"award-number":["SFRH\/BD\/138660\/2018","UIDB\/00319\/2020"]}],"id":[{"id":"10.13039\/501100001871","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/tc.2021.3124320","type":"journal-article","created":{"date-parts":[[2021,11,8]],"date-time":"2021-11-08T22:48:47Z","timestamp":1636411727000},"page":"1-1","source":"Crossref","is-referenced-by-count":22,"title":["A First Look at RISC-V Virtualization from an Embedded Systems Perspective"],"prefix":"10.1109","author":[{"given":"Bruno","family":"Sa","sequence":"first","affiliation":[]},{"given":"Jose","family":"Martins","sequence":"additional","affiliation":[]},{"given":"Sandro Emanuel Salgado","family":"Pinto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","first-page":"901","article-title":"Virtualizing embedded systems - Why bother?","volume-title":"Proc. 48th ACM\/EDAC\/IEEE Des. Autom. Conf.","author":"Heiser"},{"key":"ref2","first-page":"3:1","article-title":"Bao: A lightweight static partitioning hypervisor for modern multi-core embedded systems","volume-title":"Proc. Workshop Next Gener. Real-Time Embedded Syst.","volume":"77","author":"Martins"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2019.00037"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2019.00032"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2019.00009"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541946"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.06.016"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2019.00036"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3384217.3386394"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-016-0141-6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531079"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531078"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS48715.2020.00011"},{"key":"ref14","article-title":"Instruction sets should be free: The case for RISC-V","author":"Asanovi\u0107","year":"2014"},{"key":"ref15","article-title":"The RISC-V instruction set manual volume II: Privileged architecture, document version 1.12-draft","author":"Waterman","year":"2020","journal-title":"RISC-V Foundation"},{"key":"ref16","article-title":"The rocket chip generator","author":"Asanovi\u0107","year":"2016"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/361011.361073"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629596"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2015.108"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.163"},{"key":"ref23","article-title":"Isolation using virtualization in the Secure world Secure world software architecture on Armv8.4","year":"2018"},{"key":"ref24","article-title":"Arm architecture reference manual supplement - Memory system resource partitioning and monitoring (MPAM), for Armv8-A","year":"2018"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2903150.2903179"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3291047"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2017.15"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132754"},{"key":"ref29","article-title":"Trap-less virtual interrupt for KVM on RISC-V","author":"Zhao","year":"2020","journal-title":"KVM Forum"},{"key":"ref30","article-title":"KVM: The Linux virtual machine monitor","volume-title":"Proc. Linux Symp.","author":"Lublin"},{"issue":"2","key":"ref31","article-title":"De-RISC\u2013Dependable real-time infrastructure for safety-critical computer systems","volume":"41","author":"G\u00f3mez","year":"2020","journal-title":"ADA USER"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ccnc08.2007.64"},{"key":"ref33","article-title":"Look mum, no VM exits!(almost)","volume-title":"CoRR","author":"Ramsauer"},{"key":"ref34","article-title":"seL4 is verified on RISC-V!","volume-title":"Proc. RISC-V Int.","author":"Heiser"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749475"},{"key":"ref37","first-page":"451","article-title":"HYBCACHE: Hybrid side-channel-resilient caches for trusted execution environments","volume-title":"Proc. 29th USENIX Conf. Secur. Symp.","author":"Dessouky"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ETS50041.2021.9465444"},{"key":"ref40","article-title":"Deterministic processing for mission-critical applications deterministic processing for mission-critical applications","author":"Gwennap","year":"2020"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/4358213\/09606600.pdf?arnumber=9606600","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T00:55:47Z","timestamp":1705020947000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9606600\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/tc.2021.3124320","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}